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 ABSTRACT 
 
SILICON GERMANIUM (SiGe) BIPOLAR DICKE RADIOMETER FRONT END 
RECEIVER CHIP 
 
FEBRUARY 2008 
 
RANDY L. WOLF, B.S., DREXEL UNIVERSITY 
 
M.S.E.C.E., UNIVERSITY OF MASSACHESETTS AMHERST 
 
Directed by: Professor Robert W. Jackson 
 
 
Radiometers measures background radiation noise power of a target.  The 
dominant quality factor of the radiometer is determined by how sensitive it is, so the 
lower the noise figure and the higher the gain, the more sensitive it is.  It must also 
calibrate out any interfering noise such as sky background and system noise.  Any change 
in gain of the radiometer receiver must also be taken into account.  A Dicke radiometer 
compensates system gain and noise variation by switching between the target and a 
known noise source.  To accomplish this, a single pole, double throw (SPDT) switch, 
switches between the receiving antenna and the noise source.  The common terminal of 
the switch goes to the input of the low noise amplifier (LNA).  This switch has a noise 
figure approximately equivalent to its loss and its noise is amplified by the LNA.   
To eliminate the loss of the switch, this paper studies a new approach of 
combining the switch and the LNA to become a “switchable” LNA by designing a two-
stage gain block with the first stage capable of switching between the two inputs.  
Because the first stage is amplifying, there is no signal loss.   
v 
This thesis investigates the new switching LNA and the design approach used in 
choosing the technology, the transistor size, biasing, extractions and matching.  Two 
variations of the design were built using IBM’s SiGe 8HP 120nm process.  The expected 
and measured results are compared.  Results show a measured gain of 10dB and noise 
figure of 5dB at 19GHz.  These results fall short of expectations for reasons explained in 
the thesis.  The overall performance of this switching LNA is compared to the traditional 
methods.  Performance criteria include gain, noise figure, isolation, matching and 
linearity vs. frequency and their stability vs. power and temperature variation.  Power 
consumption, physical size and cost are also considered.  The degree to which the two 
inputs track one another is discussed.   
vi 
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 CHAPTER 1  
INTRODUCTION 
1.1 Motivation 
The primary consideration in a receiver, of any kind, is how well it receives a signal 
without distorting it or masking it with noise.  Maybe the most challenging application of 
a receiver is to apply it in a radiometer.  Radiometers measure background radiation noise 
power of a target.  This power is proportional to the target’s equivalent temperature as 
described by Planck’s black body radiation law.  The quality of a radiometer is 
determined by the accuracy of its measurement of equivalent temperature in a given 
amount of time.  A dominant factor is the noise figure of the system front end.  The 
system must also calibrate out any system noise and gain variations.  A Dicke radiometer 
addresses system gain and noise variation by comparing the target to a known power 
source; usually a calibrated noise source.  To accomplish this, a single pole, double throw 
(SPDT) switch, switches between the receiving antenna and the calibrated source.  The 
common terminal of the switch goes to the input of the low noise amplifier (LNA).  This 
switch has a noise figure approximately equivalent to its loss and its noise is amplified by 
the LNA.  But what if we could eliminate the switch loss and still keep the switching 
capability?  If this can be done while preserving gain and keeping linearity, it would 
provide a lower noise figure overall and possibly less physical space and power 
consumption.  
To accomplish this, my research studies a new approach of combining the switch 
and the LNA to become a “switchable” LNA by designing a two-stage gain block with 
1 
 the second stage being fed by either one or the other of two amplifiers in the first stage.  
The choice of the first stage amplifier determines which input is passed through to the 
output.  Since there is no separate RF switch, lossy switch noise is eliminated.  
To demonstrate the effectiveness of this approach, this “switchable” LNA was 
designed for a specific radiometer application: measuring the brightness temperature of 
ocean sea foam in the K-band  [10].  Research in measuring sea foam brightness 
temperature to determine wind speed and wind direction has been going on for the past 
decade.  This interest stems from the National Science Foundation (NSF), the National 
Oceanic and Atmospheric Administration (NOAA), the Department of Defense, NASA 
and the Naval Research Laboratory (NRL).   
Being successful in this application could also lead into the use of this approach in 
other applications such as receivers requiring switching between multi-bands; cellular 
bands: 900MHz and 1800MHz as an example.  This would be accomplished by tuning 
each of the inputs to the desired frequency band for optimal noise figure and gain, and 
taking advantage of the broadband output match leading into a broadband mixer. 
1.2 Thesis Outline 
The outline of the thesis is as follows: 
Chapter 2 discusses how the Dicke Radiometer works and the performance of 
current methods is briefly discussed.  Performance criteria include gain, noise figure, 
isolation, matching and linearity vs. frequency: 18.7GHz to 19.3GHz, and their stability 
vs. power and temperature variation.  Power consumption and physical size is also 
considered. 
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 Chapter 3 discusses the idea behind the new switching LNA approach and 
compares the overall theoretical performance, based on the manufacture’s design kit 
models and extraction tools, of this design to the traditional methods at the bandwidth 
previously mentioned.  Having two inputs require equal performance between them so 
their duality is discussed. 
Chapter 4 presents a detailed analysis of the two measured device performances 
and compares this to their modeled data.   
Chapter 5 analyzes the discrepancies between measurements in chapter 4 to the 
extractions in chapter 3 to determine what caused them.  The chapter concludes with 
suggestions for improving correlation between simulations and measurements.   
Chapter 6 summarizes the contribution of this work and compares the results of 
the switching cascode solution to the current method used in the radiometer.  It concludes 
discussing the feasibility of using this technique in multi-band communication 
applications. 
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 CHAPTER 2  
FRONT END REQUIREMENTS FOR A DICKE RADIOMETER 
 
2.1 Radiometer’s Function 
A radiometer is a calibrated ‘passive’ radar device that measures background 
radiation noise power of a target.  This power is proportional to the target’s equivalent 
temperature by Planck’s black body radiation law and the target size  [1].  Planck’s black 
body radiation law for the single mode case is given by: 
Prad = hf/(e^(hf/(kT))-1)  (2.1) 
 
where Prad is the power in Watts (W), h is Plank’s constant (6.626*10^-34J·s), f is 
frequency in Hertz, k is Boltzman’s constant (1.38x10^-23J/K) and T is the temperature 
of the body measured in Kelvin (K).  At microwave frequencies where hf << kT, the 
denominator can be simplified to the Rayleigh-Jeans approximation: 
Prad = kTbB (2.2) 
Where Tb is the effective temperature of the body and B is the bandwidth of frequency in 
Hertz (Hz)  [1] [2].  
 The target size is determined by the distance traveled by the radiated power and 
the effective area of the radiometer’s antenna.  In a non-bounded medium such as free 
space, the distance decreases the radiated power by 1/(4πr^2) because the power is 
radiated outward equally, expanding with distance r.  The term used to describe this is 
radiated power flux (S) with units W/area, so that for an isotropic radiating source  [1]: 
S = Prad/(4πr^2)  (2.3) 
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 Thus the power received from the radiometer antenna is:  
Prec = Aeff S (2.4) 
Because the received power is Gaussian noise in nature given by equation 2.2, the 
received power can also be given as: 
Prec = kTAB (2.5) 
where TA is the equivalent antenna temperature.  Combining equations 2.4 and 2.5 and 
simplifying gives: 
TA = Tb*Aeff/(4πr^2) (2.6) 
Equation 2.6 shows that the antenna temperature is directly proportional to the target’s 
equivalent temperature also known as brightness temperature  [1] [3].   
  Integrating the detected signal for time τ, produces Bτ independent measurements 
of filtered noise.  Having more samples provides a better the estimate of the standard 
deviation σ, and so the better estimate of the temperature TA.  The equated relationship of 
this uncertainty is: 
∆T = TA/√(Bτ)    (2.7) 
The bandwidths being predominantly determined by passive filters can be considered 
well behaved.  The integration time is also well controlled.  
Unfortunately other noise sources besides Tb are added to TA such as noise due to 
the physical temperature of the antenna itself (Tp) and the physical temperature of any 
transmission line (To) between the antenna and the receiver, coupled with any noise 
added by the receiver’s equivalent noise temperature (Tn)  [1] [3] [7].  Taking all of these 
noise sources into account for the total noise power measured by the radiometer (Ps) can 
be shown as:  
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 Ps = k(Ta + Tn)B (2.8) 
where Tn is the receiver’s equivalent noise temperature and Ta takes into account the 
additional noise sources from the antenna to the receiver first stage, usually a switch or 
coupler:  
Ta = TA*e(-2αl) + (1/ea – 1)*Tp*e(-2αl) + To(1-e(-2αl))   (2.9) 
where 
TA is given by eq. (2.6) 
α = attenuation coefficient of transmission line (Np/m) 
l = length of transmission line (m) 
ea = thermal efficiency of antenna (dimensionless) 
Tp = physical temperature of the antenna (K) 
To = physical temperature of the transmission line (K) 
 
Equation 2.9 shows that the detected signal is the sum of all these noise sources and the 
problem is to distinguish the target noise signal from the interfering noise.  The 
radiometer function is to carry out this task  [1].  The added temperatures are relatively 
stable except for Ta.  Tn and any gain variation of the receiver must also be taken into 
account because this will affect the uncertainty of equation 2.7.   
How stable the gain must be depends on the total temperature (Ta + Tn) and the 
required maximum uncertainty temperature ∆T.  An example is a typical total 
temperature of 50K and a resolution of ∆T = 5mK is required.  This would require that 
the gain must vary less than 10log10(50.005/50) = 0.004dB.  This is very difficult to 
maintain when considering that a typical receiver having 100MHz bandwidth would 
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 receive a total power of 6.9E^-19 Watts.  Most detectors require an order of 1 – 10mW, 
so a total gain of 110dB would be needed and still maintain less than 0.004dB of gain 
variation during the integration time.  A solution to this problem is given next. 
2.2 Dicke’s Solution 
 In 1946 Robert Dicke proposed a solution to greatly reduce the stability problem 
of gain and varying system noise.  The solution was to switch between a reference noise 
source and unknown noise from the antenna.  A diagram of this system is shown in 
Figure  2.1 
Fs
 
Figure  0.1 : The Dicke Radiometer 
 
The radiometer is switched between the antenna and a reference temperature at a 
frequency Fs.  The output of the square law device is multiplied by a +1 or -1 at the same 
frequency to keep it in sync with the switch.  The effect of this is the integrator sees a 
voltage of +c(Ta + Tn)G for one half period of Fs and –c(Tref + Tn)G for the second half.  
Fs must be fast enough so that Ta, Tn and G can be considered a constant, and that the 
period is much less than the integration time τ.  The result of the output voltage from the 
integrator is:  
Vout = c(Ta+Tn)G – c(Tref+Tn)G = c(Ta-Tref)G (2.10) 
Equation 2.10 shows that the Dicke radiometer removes the system noise Tn and the 
difference between Ta and Tref is multiplied by the gain.  Choosing Tref to be similar to Ta 
Tau 
Ta
∫ X^2
Tref
B
G 
Tn
+/-1 Vout
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 will reduce the weight of the gain compared to the traditional method of multiplying the 
gain to the sum of Ta and a large Tn  [7].  If another known noise source is coupled to Ta 
and adjusted so that Ta = Tref, then the output of the integrator will be zero.  This method 
is known as the Noise Injected Radiometer (NIR)  [7].   
Regardless if using the Dicke radiometer by itself or in a NIR, the penalty of 
adding a switch for improved stability is that the integration time for Ta is reduced by 
half, because the integration time is split equally between these two states.  Applying this 
to equation 2.7 shows that the uncertainty of the measurement of Ta, and Tref is 
respectively:  
∆T1 = (Ta + Tn)/√(Bτ/2) (2.11) 
∆T2 = (Tref + Tn)/√(Bτ/2) (2.12) 
These two equations are statistically independent so the uncertainty from each integration 
time is: 
∆T = √[(∆T1)^2 + (∆T2)^2] (2.13) 
Since Tref is chosen to be close to Ta, Tref can be replaced by Ta simplifying equation 2.14 
to: 
∆T = 2(Ta + Tn)/ √(Bτ) (2.14) 
Equation 2.14 shows that the Dicke method to improve accuracy doubles the uncertainty.     
 Selectivity of a receiver is important, which is the ability to reject unwanted 
frequencies from the wanted frequency  [8].  Filters function to improve this criterion, but 
also the antennas used are often highly directive and setup in an environment to avoid 
interfering tones from coupling into the receiver.   However, the most important criteria 
of a radiometer is it’s sensitivity, which is the ability to detect weak signal from 
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 interfering noise such as those mentioned previously.  Sensitivity is determined by the 
minimum signal-to-noise ratio (SNR) needed to detect the signal from the noise and 
Equation 2.7 determines, in part, the sensitivity of the radiometer.  This can be shown by 
setting the SNR to 1 as the minimum detection, which sets the power received equal to 
the noise power of the receiver (Prec = Pn) or: 
kTaB = kTnB  (2.15) 
k and B cancels and Ta of equation 2.9 can be approximated as TA if care is taken to keep 
insertion loss due to the transmission to a minimal.  Using equation 2.6 to substitute for 
TA shows at SNR =1: 
Aeff Tb/(2πr^2) = Tn  (2.16) 
Using equation 2.7 and rearranging it shows: 
Aeff ∆T√(Bτ)/(2πr^2) = Tn
or isolating ∆T: 
∆T = Tn(2πr^2)/(Aeff√(Bτ)) (2.17) 
Multiplying both sides by Boltzman’s constant to convert uncertainty of temperature to 
power sensitivity leads to: 
∆P = kTn(2πr^2)/(Aeff√(Bτ))  (2.18) 
Equation 2.18 shows that the sensitivity of the radiometer is decreased with the increase 
in Tn and distance, but improved with increase of the effective antenna area, bandwidth 
or integration time. 
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 2.3 Front End Requirements 
A Current System 
 
 The previous sections focused on parameters that must be considered when 
designing the front end of a radiometer receiver.  Those parameters will now be taken 
into account to evaluate a system currently in place to measure sea foam brightness 
temperature in the K-band.  The frequency of interest in this band is 18.7GHz to 19.3GHz 
providing a bandwidth of 600MHz.  The current system uses a GaAs PIN diode SPDT 
(HMC347, Hittite) and a three stage GaAs LNA (CHA2193, UMS)  [9].  The performance 
of these components at 19GHz is 1.9dB loss and 1.9dB noise figure (NF) for the SPDT, 
and 17.4dB gain and 2.25dB NF for the LNA.  This gives the total front end performance 
of 15.5 dB gain and a 4.15dB NF.  
 The return loss for the switch is better than 15dB, but the LNA dominates with an 
input and output return of about 9.5dB.  It was sought to better this by 2.5dB.  The 
limiting linearity factor between the LNA and switch is the LNA, which has an input 1dB 
compression point (Pin1dB) of -9.4dBm.  This however is not a strict requirement 
because the linearity of the overall system will be limited by the gain stages that follow 
beyond the LNA.  The LNA consumes 60mA to 100mA biased at a drain voltage of 
3.5VDC and with a negative gate voltage supply of approximately -1VDC.  The gain 
flatness of the LNA for this bandwidth is +/- .25dB.  The LNA chip dimensions are 2.07 
x 1.03 x .10 mm.  The GaAs PIN diodes operate between 0 and -5VDC with less than 
50uA of current draw.  It has an insertion loss of 1.9dB at 19GHz.  The isolation between 
inputs of the switch is 43dB.  The isolation between the off input and common port is 
35dB.  Switching time is < 6ns.  The switch chip dimensions are 0.8 x 1.3 x .10 mm.  The 
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 Gain and noise figure variations vs. temperature and supply power are not provided for 
either part but field experiments has proven that the combination allows a radiometer 
sensitivity of 0.2K for 1s integration time.  However, the next generation radiometer is 
expected to have a sensitivity of 0.1K for 100ms integration time.   
Target Specifications 
It was shown in this chapter that the Dicke method eliminates errors due to gain 
variation during the integration time, but the gain still must stay stable within the 
switching times.  Given a TA ≈ 300K and ∆T = 0.1K, indicate that the gain stability must 
be 10log10(300.1K/300K) = 0.001dB during the switching frequency 1/Fs, which is 
typically 1/100th of the integration time = 1ms.  The temperature 300K is used as worse 
case as sea foam brightness temperature is typically less than 220K  [10].  The targeted 
gain difference between the two ports is 0dB, but differences can be calibrated out like 
that done for the current system.  It is more important that the two ports’ gain is within 
0.001dB of each other after each switching period at a given temperature.  Putting this 
data together along with the current system specifications sets the requirements for this 
project: 
 
1. Frequency of operation: 18.7Ghz – 19.3GHz  
2. Total Noise Figure < 4.15 dB at 19GHz. 
3. Gain => 15dB 
4. Gain Flatness =< 0.5 dB in 600MHz 
5. Gain change of less than 0.01dB/°C centered at 22°C for both ports. 
6. Gain fluctuations for both ports less than 0.001dB at 22°C using DC supply 
having .003% RMS noise. 
7. Input 1dB compression point (IP1dB) =>-40dBm 
8. Isolation between the “off” input port to the output and “on” input port => 35dB 
9. Switching times (10/90% RF) < 1% of 1ms/2 = 5us 
10. Power consumption < 60mA@3.5VDC 
11 
 11. IC size less than total size taken by switch and LNA, extra board space for wire-
bonding the two together not included.  Current method die area is 3.37mm x 
1.83mm = 6.17mm^2. 
12. As few connections and voltage controls as possible. 
13. Best port match possible with reflection not to be worse than 12dB. 
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 CHAPTER 3  
SWITCHING LNA 
 In this chapter I first outline the basic circuit operating principle.  Then the 
relevant IBM passive and active technology is reviewed.  A section on matching circuits 
is followed by a section on a layout description.  Lastly, detailed simulation results are 
discussed. 
3.1 Theory of Operation 
The previous chapter showed that the majority of SNR degradation in the current 
radiometer front end is due to the switch having close to 2dB insertion loss.  To eliminate 
the loss of this switch, a new circuit was developed to combine the switch and LNA to 
become a “switchable” LNA by designing a two stage gain block with the first stage 
capable of switching between the two inputs.  Figure  3.1 shows a simplified block 
diagram of the concept.   
 
Stage
1A
Stage
1B
Stage
2VCC
VDD
VCC
Input 1
Input 2
 
Figure  0.1 : Block Diagram of the “Switchable” Input LNA 
 
This will reduce the system noise figure if the “switchable” LNA noise figure is kept 
lower than the combined switch and LNA noise figure.  Either a cascade or a cascode 
topology could be used to implement this design, but the cascode topology was chosen 
13 
 because it provides improved bandwidth by decreasing the Miller capacitance, it was 
easier to modify for this implementation, and it provides a large output resistance.  The 
latter allows the possibility of broadband-matching for possible use in other lower 
frequency applications.   
The technology available for the RF gain stages offered either SiGe bipolar 
transistors or CMOS field effect transistors.  The SiGe bipolar transistor was chosen 
because it provides lower noise properties and higher gain at 19GHz compared to CMOS 
at the time of this study.  CMOS is useful for turning on and off the input stages of the 
amplifier and consumes less power.  Several iterations were done with a three port single 
ended topology until the design shown in Figure  3.2 was chosen.  The three ports are 
INPUT #1, INPUT #2 and OUTPUT with each input having matched signal paths.  The 
cascode transistors are Q1 and either Q2 or Q3. 
The design works by supplying 2.25VDC (located at the top of the figure) to the 
bipolar transistors.  Current flows from the top half down to either the left half or the 
right half depending on the voltage biasing the NMOS gates Q2b and Q3b.  The gate bias 
circuits are complementary to each other and are provided by the on chip CMOS circuit 
shown in Figure  3.3.  If 0 Volts is supplied to the gates of Figure  3.3, then “/Control” is 
high turning on the MOSFET Q2b.  This allows current to flow from Q1a through Q2b 
and Q2a and thus biasing RF transistors Q1 and Q2, which provides a path for a signal on 
input #1 to be amplified by Q2 in a common emitter configuration and then by Q1 in a 
common base configuration.  In addition, Qin2 is turned on to increase isolation between 
the “off” input #2 and the output by shorting that input to ground.  When 1.5 volts is 
supplied to the gates of Figure  3.3, then “/Control” is low shutting off Q2b, but Q3b is 
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 turned on allowing a signal on input #2 to be amplified and Qin1 is turned on shorting 
input #1 to ground.  A high degree of tracking was accomplished because both sides of 
the “switch” were fabricated in one chip. 
2.25VD
C
/Control Control
SubstrateSubstrate
MATCH
MATCH
MATCH
3VDCESD
3VDCESD
3VDCESD
Wire
Bond
Pad
Wire
Bond
Pad
Wire
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Pad
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INPUT #2
Q1
Q1a
Q2 Q3
Q2a Q3a
Q2b Q3b
Substrate
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Qin1 Qin2
INPUT #1
 
Figure  0.2 : Detailed Switchable LNA 
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Figure  0.3: CMOS Control Circuit 
 
Optimizing this design for the intended application requires that RF transistors 
Q1, Q2 and Q3 consist of one bipolar transistor each, having their emitter stripe width 
fabricated at the smallest possible size to allow for the lowest possible noise figure and 
highest gain (See section 3.3).  This option is available because high power handling is 
not a concern as explained in Chapter 2.  Current mirror transistors Q1a, Q2a and Q3a 
were chosen to be bipolar transistors the same size as their counterparts to ensure proper 
current mirroring.  The FETs Q2b and Q3b acting as switches for the current mirrors 
were designed with large gate widths totaling 300um to provide low resistance when 
turned on.  Likewise FETs Q1in and Q2in were designed with the same gate widths as 
Q2b and Q3b to provide adequate shorting of the signal when that path is turned off.  The 
size and performance of these active devices along with the passive devices available for 
this design depends on the technology used to fabricate this LNA, which will now be 
explained. 
3.2 Technology 
The most promising technology available for this project was IBM’s hybrid 
bipolar CMOS processes BiCMOS7HP (7HP) and BiCMOS8HP (8HP).  The most 
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 advanced CMOS process available at the time of this study was the CMRF8SF (8RF).  
The 8RF processes being purely CMOS, and so the cheapest, was considered first.  
However, the minimum 120nm FET size for the gate length is too large to provide the 
noise figure and gain required at 19GHz1.  The 7HP process is cheaper than the 8HP 
process with its minimum emitter width of 280nm compared to the 8HP process having 
120nm, so therefore easier to fabricate.  This translate to the 7HP bipolar transistor 
having a frequency of transition (fT) of 120GHz compared to 8HP process capable of fT 
= 200GHz.  Preliminary results showed that both technologies have adequate gain at 
19GHz, but the 8HP was chosen because the results show it has a 0.5dB noise figure 
advantage over the 7HP.  Resistors, capacitors, inductors, transmission lines and substrate 
resistivity of 14 Ohm-cm are the same in both technologies given that the same metal 
options are used in both processes.   
3.2.1 Passive Components 
 
The choice of metal options will primarily affect the inductors and transmission 
lines because of their dependence on return ground and the dielectric properties.  The 
only metal option for this project was five metal layers as shown in Figure  3.4.  Metal 
layers M1, M2 and MQ are copper whereas metal layers LY and AM are aluminum.  
Table  3.1 lists the electrical and physical properties for this stack.   
 
                                                 
1 At the time of this writing there has been significant improvement in the CMOS process that allows gate 
lengths down to 45nm. 
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Figure  0.4: Cross section showing the five metal layer option 
 
Table  0.1: The physical and electrical properties for the 5 metal layer process option.  
Source: IBM 8HP Design Guidelines. 
Layer Thicknes Resistance er 
AM 4um 7mOhm/Sq - 
Oxide 4um - 4.1 
LY 1.25um 23mOhm/Sq - 
Oxide 4um - 4.1 
MQ 0.55um 34mOhm/Sq - 
Oxide 0.65um - 4.1 
M2 0.32um 58mOhm/Sq - 
Oxide 0.35um - 41 
M1 0.29um 64mOhm/Sq - 
 
The metal option was chosen in the design kit at the beginning of the schematic 
entry.  This sets up the appropriate physical and electrical properties for the inductors and 
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resonan
to 
ssion lines in the design kit so feedback can be provided on the expected 
inductance, characteristic impedance, phase shift, resonance frequency and quality factor 
when given the metal layer and physical size of the element.  Two forms of induc
offered in this kit: inductor and rfline.  The inductor option lays out a square shape coil 
on the AM metal layer over the choice of a resistive substrate or a lattice of metal on 
layer M1 to act as ground.  A limited number of turns are available to achieve the 
required inductance. The rfline option lays out on the AM metal layer a simple straigh
line over a resistive substrate.  Both has their advantages and disadvantages.  The c
achieve a high inductance value in a relatively small area, but the metal resistance and 
capacitance coupling between the coils themselves and the coils to the substrate limits its 
usable frequency.  Rfline can achieve higher quality factor over frequency per inductanc
compared to inductor, but the straight line quickly takes up valuable die area.  Both 
models calculate the inductance given the layout parameters defined by the user.  Both 
elements require 50um clearance from all substrate contacts in the layout in order for
models to be valid.  The rfline model also requires that the surrounding return ground 
(usually M1) in the layout was kept below 5 Ohms of series resistance.   Later in this 
chapter and in Appendix A it will be shown that the accuracy of the rfline model was 
found to be more dependent on the layout than the above instructions indicated.   
It was found that the inductor element’s resonance frequency was too low at th
required inductance, so only rfline elements were used for this project having the h
ce at the needed inductance.  Figure  3.5 provides a layout representation of the 
rfline inductor.  The inductance and Q of this component at 19GHz varies with respect 
its length.  Some examples are a 10um wide 200um long device has an inductance of 
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 178pH and a Q of 40.  A 10um wide 400um long device has an inductance of 410pH and 
a Q of 31.  And a 10um wide 600um long device has an inductance of 650pH and a Q 
17. 
of 
 
Figure  0.5: Inductor rfline 
 
The transmission line element called singlewire required entry of the me al layer 
el outputs the characteristic impedance, phase delay and loss 
for the 
ss.  
d 
er 
t
Deep Trench (DT)Defined keep out areaInductor Wire on AM 
for ground return.  The mod
given metal width and length.  Having side ground shields is an option that 
improves noise immunity.  For this project, all transmission lines had side shields with 
the signal layers done on the AM metal over M1 to provide the lowest resistance lo
The limitation of singlewire is that its model only applies for straight paths.  All turns an
tees had to be simulated using the extraction tools, which will be explained later in this 
chapter.  Figure  3.6 shows a layout representation of the transmission line singlewire with 
the optional side shields.  The side shields are connected to the ground wire in metal lay
M1 through via connections.  Note that the ground metal on M1 is laid out in stripes 
running parallel with the transmission lines to meet layout design rules.  These ground 
metal stripes cover the full area under the transmission line and side shields.   
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Transmission wire on AM Ground wire on AM and M1 
Figure  0.6: Transmission line singlewire 
 
All capacitors in the design are metal-insulator-metal (MIM) capacitors because 
e substrate noise than their MOSCAP 
counte
t a 
rance.  These were used for 
the 7.5 g of 
.  These elements have 
they offer higher Q and less coupling to th
rparts.  The MIM capacitor is formed by two metal plates on layer QY over LY 
with dielectric in between.  Note: QY is not shown in figure  3.4 because this is no
signal layer.  The model indicates capacitance for a given length and width.  Capacitor 
coupling to the substrate is taken into account by the model. 
Two types of resistors were used in this design: opppcres and opndres.   The 
opppcres has resistance rating of 254 Ohm/sq with a 20% tole
kOhm resistors biasing Q2, Q2a, Q3 and Q3a.  The opndres resistor has a ratin
72 Ohm/sq with a 10% tolerance.  These were used for the remaining resistors which 
required less than 500 Ohms.  The given tolerance is dependent on the doping variation 
of the process and not the variation in physical size of the process, so choosing the 
resistor technology according to the resistor value allowed larger sizes, which decreased 
the effect that physical variation had on total resistance. 
The bondpads were designed to accommodate ribbon wire.  The smallest 
dimension allowing ribbon bonding was 100um by 90um
21 
 capacit , there 
 region 
NS 
acitive to the substrate so substrate noise 
is induc h 
ut 
 
olar transistor.  The designer can choose a range of sizes 
and sin next 
ance to the substrate because of their size.  In order to reduce this coupling
are two options to apply underneath the pad: a lattice of P+ polysilicon (PC), or a
of N+ subcollector (NS).  Selecting the PC option in the model shows a 41.4fF 
capacitance in series with a 7.2 Ohm resistor to the substrate compared to 41.4fF 
capacitance in series with a 6.3 Ohm reisistor for the NS option at 19GHz.  The 
option was used for this design. 
The 8HP technology offers ESD devices for the IO and supply ports.  The 
disadvantage of ESD devices is that they are cap
ed.  The substrate having low resistance also loads down the IO ports whic
increases noise figure with increase in frequency.  For comparison, two designs were 
done with one containing ESD protection and the other with none.  The design witho
the ESD is named LNA1 and the design with ESD is named LNA2.  In addition to the
ESD devices, LNA1 and LNA2 were laid out differently for reason of application as 
explained later in this chapter.   
The key component in this technology that performs the amplification of the 
signal is the “heterojunction” bip
gle or dual emitter stripes for this component depending on application.   The 
section examines the electrical properties of this transistor.  These properties govern the 
DC biasing and matching required for stability, gain and noise figure for this application. 
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 3.2.2 HBT: Biasing and Sizing 
 
Choosing the DC biasing of the transistors in this circuit requires consideration of 
the voltage breakdown of the transistors and the collector current to achieve required 
noise and gain for the size of the transistor.   
The junction voltage breakdown for the high performance transistor is shown in 
Table  3.2.  It will be shown later that this design places stress mostly on the collector to 
emitter voltage parameter.  The other junctions are biased well below the limits. 
Table  0.2 : Electrical Limits for the High Performance HBT 
 
   
Gain and noise is dependent in part on fT.  The SiGe doped base and the smaller 
emitter stripe width increases fT by reducing the transient time through the base, the base 
resistance, and the collector capacitance  [11].  These same properties that increase fT also 
reduce the minimum noise factor (Fmin) according to the linear equation 3.1  [12].   
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  (3.1) 
 where fT = 1/(2πτ), τ is the total forward transient time through the transistor, rb 
is the total base resistance and re is the emitter resistance, β is the common emitter 
current gain, gm is the transconductance and n is the junction grading factor ranging from 
1 to 1.2.  Equation 3.1 can be simplified because Table  3.2 shows that β is large and 
rb>re.  Also, fT is much higher than 19Ghz.  This simplification is given in equation 3.2 
using gm=qIc/(kT) and assuming n =1. 
   (3.2) 
  rb can be reduced by increasing the length of the emitter stripe, which would 
reduce Fmin, but higher collector current is required to increase gm to maintain a high β 
offsetting some of the benefit.  How much benefit to noise reduction, if any, must be 
determined.  It is also important to analyze rb for matching purposes.  Using table 3.3, the 
optimal emitter length for base matching was expected to be between 3um and 12um.   
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 Table  0.3 : High-fT (NPN) Device Parameter Comparison 
 
  
To verify this, the HBT was characterized with respect to size and the collector 
current (Ic).  A collector voltage of 1.25 volts was used to ensure reverse bias of the 
collector to base junction.  Three sizes of transistors were simulated with respect to Ic to 
compare Rb.  Figure  3.7 and  3.8 compares the base resistance and reactance with respect 
to Ic for three emitter stripe sizes: 120nm x 3um, 120nm x 8um and 120nm x 12um.  
Figure  3.7 shows that the base resistance at 19GHz increases with Ic, particularly with the 
smallest device.  It is expected that the base resistance increases due to DC charge 
crowding out the higher frequency charges due to the skin effect.  The simulated base 
resistance in figure  3.7 compares closer to the extrinsic base resistance in table  3.3.  The 
base reactance in figure  3.8 moves closer to zero with increase in Ic because the depletion 
layer width decreases causing capacitance to increase. 
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Figure  0.7 : Input Resistance (rb) vs. Emitter Stripe Size and Collector Current. 
 
 
 
Figure  0.8 : Input Reactance (xb) vs. Emitter Stripe Size and Collector Current. 
 
The DC collector current also determines gain and noise performance.  Again, 
three sizes were compared with respect to the collector current.  The maximum stable 
power gain (Gmsg) is graphed in figure  3.9, and the graph for minimum noise figure is 
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 shown in figure  3.10.  The gain increases with Ic because it is related to fmax, which is 
dependent on fT, which is proportional to the transconductance (gm)  [11].  This 
dependence of fT on collector current is shown in figure  3.11.  More current is required to 
reach the same fT as the emitter stripe length increases because gm needs to overcome the 
larger base to emitter and base to collector capacitance.  It can be seen that fT and Gmsg 
peaks and then rolls off due to the Kirk effect  [11].  The graph in figure  3.9 shows that 
the gain of 20.5dB can be obtained for all three size transistors because of the tradeoffs 
between decreases in base resistance to the increase in base to collector capacitance with 
increases in the emitter length.  The optimal collector current for gain for the 120nm x 
3um size emitter stripe is 6mA, for the 120nm x 8um is it 14mA and for the 120nm x 
12um it is 24mA.  The advantage of using a large device is it can handle more DC current 
resulting in an increased IP3, but radiometers such as this one do not require large IP3.     
Decreasing rb was not enough to reduce Fmin as can be seen in the noise graph of 
figure  3.10.  Increasing the emitter stripe from 3um to 8um increases the Fmin by 
0.01dB.  Increasing it from 3um to 12um increased the Fmin by 0.03dB.  The graph also 
shows that Fmin decreases and then increases with increase in collector current.  The 
noise figure starts high because gain is low, then it decreases to a minimal as gain 
increases until the increasing DC current causes the thermal and shot noise to outpace the 
benefit of the increasing gain.  The optimal collector current for Fmin for the 120nm x 
3um size emitter stripe is 500uA, for the 120nm x 8um is it 1.5mA and for the 120nm x 
12um it is 2.0mA.  The expected operating Ic range for a given size transistor will be 
between its minimal noise figure and maximum gain. 
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Figure  0.9 : Maximum 19GHz Signal Gain vs. Emitter Stripe Size and Collector Current. 
 
 
Figure  0.10 : Minimum 19GHz Noise Figure vs. Emitter Stripe Size and Collector 
Current. 
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Figure  0.11 : Graph comparing fT versus emitter stripe size and collector current. 
 
Another important consideration in choosing transistor size and collector current 
is the sensitivity of the noise figure of the transistor with respect to input match.  How 
noise figure changes with the input match is given in equation 3.3  [13].   
   (3.3) 
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 where rn = normalized equivalent noise resistance, gs is the normalized source 
conductance, ys is the normalized input reflection coefficient and yopt is the normalized 
input reflection coefficient that gives fmin.  This equation shows that the sensitivity 
depends on the equivalent noise resistance (Rn).  The dependence of Rn on Ic and size is 
given by equation 3.4 when using the same assumptions given for equation 3.2  [12]. 
     (3.4) 
Figure  3.12 along with table  3.3 confirms equation 3.4.  The graph shows that the 
120nm x 3um transistor has an Rn of >300 Ohm at low collector current, then drops to 80 
to 90 Ohm as Ic increases leaving Rn ≈ rb.  As expected at higher Ic, the other two sizes 
Rn compare to their rb, which is in the 25 to 35 Ohm range. 
 
Figure  0.12 : Equivalent Noise Resistance at19GHz with respect to emitter stripe size 
and Ic. 
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 Equation 3.3 also indicates that that the input match needs to be considered for 
noise figure.  Again the same three transistor sizes were compared with respect to Ic.  The 
results are shown in figure  3.13.  As the collector current increases, the optimal match 
moves toward the center for all three sizes.  The 120nm x 3um emitter stripe transistor 
has an optimal match in the vicinity of (300+j100) Ohm compared to (100+j50) Ohm for 
the 120nm x 8um transistor and (75+j30) Ohm for the 120nm x 12um transistor.  
 
Figure  0.13 : Optimal Input Match at19GHz with respect to emitter stripe size and Ic. 
 
Matching the input for the maximum gain would be the complex conjugate of the 
input impedance given in figures  3.7 and  3.8.  The approximate match for the 120nm x 
3um transistor is 48+j200 Ohm, 20+j50 Ohm for the 120nm x 8um transistor, and 15+j20 
Ohm for the 120nm x 12um transistor.  Matching for minimal noise figure for the 120nm 
x 3um transistor would have a magnitude reflection coefficient of 0.75.  The next size up 
would have a magnitude of 0.66 and the largest transistor would have a magnitude of 
0.68.  These plots will shown to be accurate later in this section. 
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 Taking all of above factors into consideration, the transistor size chosen for this 
design has an emitter size of 120nm x 8um biased with a collector current of 4.5mA.  
This size sets the base resistance closer to 50 Ohm according to table  3.3 but 20 Ohm 
according to figure  3.7.  The collector current of 4.5mA allows a low minimal noise 
figure of 1.3dB while maintaining adequate gain: Gmsg = 18.4dB.  Having a Zopt of 
100+j30 Ohm and an Rn of 35 Ohm makes it easier to match and less sensitive to 
mismatch compared to the smaller transistor.  Another advantage of using a larger 
transistor is process variation would have less effect.  Using a transistor larger than 
120nm x 8um would require more power then necessary and matching would be more 
difficult because the low input impedance. 
With the size and collector current set, a Gummel plot was made to determine the 
base current (Ib) and base to emitter voltage (Vbe).  The plot indicates that a base current 
of 12 uA is drawn with a Vbe of .87mV.  Setting the collector to emitter voltage (Vce) 
was determined from plotting Vbe verses Vce with a forced base current of 12uA.  The 
point on the graph where Vbe intersects Ib has a Vce of 1.125 volts.  The transistor was 
then setup with this bias and had its collector, base and emitter impedance characterized 
with respect to frequency so a matching circuit could be designed; this include matching 
the node connecting Q1, Q2 and Q3 shown in figure  3.2.  Matching this node and the I/O 
ports is discussed next. 
3.3 Matching 
Now that the size, biasing and s-parameters have been determined for the single 
HBT, the switching cascode shown in figure  3.2  was setup in a schematic tool, Cadence 
Composer, except for the matching circuits, the ESD circuits and the I/O pads.  All 
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 components had associated models.  A supply voltage of 2.25 volts was chosen to 
provide approximately 1.125 volt drop across each of the transistors.  An iterative 
approach was done in setting up the resistor values and gate lengths of the FETs until 
appropriate dc voltage and currents were obtained.  High resistor values of 7.5k Ohm 
were used for biasing the bases of Q2 and Q3 to prevent input signal loss to the resistor.  
A total gate length of 300um was required for the FETs to keep the channel resistance 
less than 40 Ohm to ensure a small DC voltage drop.  S-parameters were taken to 
evaluate stability, noise, gain and isolation.  |S22| was >0dB so negative feedback 
between collector and base on Q1 was required to make conditional stability.  Isolation 
and gain was improved by designing transmission lines to act as an impedance 
transformation between Q1, Q2 and Q3 so the “off” transistor, say Q3, would look more 
like an open and Q1 would better match the “on” transistor, Q2 and vice versa.  This was 
accomplished by evaluating the collector impedance of Q2 (Q3 is the same) when it was 
on and off and the emitter impedance of Q1 (always on).  Transmission lines were 
designed as 50 Ohms and took into consideration these transistor impedances and the 
frequency phase shift with respect to its length. 
The collector output impedance of the common emitter stage when it is on is 
(159-j103) Ω.  The negative reactance is in large part due to the collector-base 
capacitance.  This capacitance results in the Miller effect that can be shifted to become 
real and add to the input resistance by adding a degenerate emitter inductor  [14].  The 
advantage of doing this is to increase input resistance to improve matching and stability 
without degrading the noise performance  [15].  Improving input match helps bring zopt 
closer to optimal input gain match.  Too much inductance decreased gain because the 
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 signal voltage on the emitter increases causing negative feedback.  An optimal degenerate 
inductor value of 117pH was determined by comparing noise, stability, gain and match.  
This much of the circuit was then laid out in Cadence Virtuoso and verified to the 
schematic.  Extraction was done to include the added parasitic components of the layout 
including the transmission lines, then re-simulated to compare to the schematic results to 
ensure that there were no major changes.   
The stability, gain, and noise circles representing the core of the cascode layout 
are shown in figures  3.14 through  3.17.  Figure  3.18 show the |S21|2 gain at 19GHz.  
Figure  3.14 show that the source stability circles for 10 to 40GHz lies outside of the 
smith chart.  The load stability circles however do lie in the smith chart as shown in 
figure  3.15, so it is not possible to simultaneously match both input and output ports.   
The matching circuits for both input and output port had to include the I/O pads 
and bondwire (for LNA1) as shown in figure  3.19.  The bondwire value of 150pH was 
determined by methods explained in Appendix B.  The inductor used to match the output 
also provide the DC current to this circuit and is AC shorted to ground on the DC supply 
side using 5pF of capacitance (not shown).  The matching component values used for the 
matching depended on the results of the extraction technique used on the layout.  The 
extraction techniques are explained in Appendix A.  Using the ‘rlck’ extraction technique 
resulted in the optimal output matching consisting of two series 114fF capacitors in shunt 
with a 588pH inductor.  The result of output match seen by the collector of Q1 is plotted 
as Zload in figure  3.15 to show that it does not enter any of the load plane stability circles 
and thus will not produce an |S11| >1. 
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 In addition to stability, the chosen output matching component values provides a 
high gain, but with enough margin below the maximum stable gain to ensure stability 
against process variations.  This is proven by mapping the output match shown in figure 
 3.15 to the power gain circles resulting from load mismatch shown on the right of figure 
 3.16.  This plot indicates a power gain at 19GHz to about 20dB marked by M2.   
The noise circles plotted in figure  3.17 show that a noise figure of less than 
2.25dB is possible.  Adding the degenerate inductor shifted the optimal match to 
(40+j150)Ω from that of (100+j50)Ω that was shown in figure  3.13.  This shift also 
moved it closer to the center of the available gain circles for the given load as shown in 
figure  3.16.  The noise circle plot also shows what the input, base of Q2, should see 
looking back at the matching circuit when comparing the schematic to the extracted 
results; legend as Schematic and Layout (rlck) respectfully.  There were problems getting 
the layout match to move closer to the center of the noise and gain circles.  The only two 
component matching circuit with reasonable valued components consisted of 140 fF 
capacitor and a shunt 440pH inductor looking in from the I/O pad.  To shift the match 
closer to the center of the noise circle would have required making the capacitor smaller.  
This solution proved to have higher losses increasing the noise figure.  It was decided to 
leave the match as is because the noise circles indicate 2.5dB noise figure and a 
transducer power gain of 18.5dB as indicated by marker M1 in figure  3.16. 
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|Γ|<1 
Figure  0.14 : Source Stability Circles for 10GHz to 40GHz. 
 
 
 
 
|Γ|<1 
Figure  0.15 : Load Stability Circles for 10GHz to 40GHz.  Zload is the load that the 
LNA sees at its output. 
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Figure  0.16 : Available and Power Gain Circles for 19GHz.  Available gain circles 
(16dB, 18dB, 18.5dB, 19dB, 20dB in center).  Power gain circles (14dB, 16dB, 18dB, 
20dB) 
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Figure  0.17 : Noise Figure Circles at 19GHz. 
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Figure  0.18 : |S21|2. 
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Figure  0.19: Matching Circuits 
 
 
3.4 Layout 
Figure  3.17 showed how the input matching shifted when the parasitic elements 
of the layout were included.  The output match shifted as well but it was compensated by 
changing values of the matching components.  Also, the ESD devices were not 
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 considered.  These devices will also load down the I/O ports.  How much loading at 
19GHz was not well known so there were two designs fabricated: LNA1 and LNA2.   
3.4.1 LNA1 Layout 
 
LNA1 was designed for optimal performance with respect to frequency by 
designing it without ESD protection to avoid loading of the I/Os.  The input ports were 
placed opposite of each other on the die and orthogonal to the output port to maximize 
isolation.  The layout for LNA1 is shown in figure  3.20.  The dimensions are 1.83mm by 
1.13mm.   
Pre-layout simulations were done in the schematic using the models available 
from the design kit to determine the power supply, and what type of transistor and size 
would be required to deliver the needed performance listed in chapter 2.  These 
simulations also determined if it was feasible to use on chip passive components for the 
matching, including the bond wires. 
There are a number of items in the layout that require attention when designing 
for the K-band to ensure the final results from the layout closely match those from the 
schematic.  Post layout simulations had to be done to take into account the parasitic 
elements induced in the layout.  The effect that these parasitic elements had on the 
schematic design and the required changes to the design to compensate for them is 
discussed later in this chapter.  
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Figure  0.20: LNA1 Layout 
 
Figure  3.20 shows that each signal pad has a ground-signal-ground (GSG) 
configuration for improved transition of the EM field propagating between the die and 
the bond wires or test probes.  Not easily seen in figure  3.20 is that the signal pads are 
tapered down to the transmission line width for additional improvement in transition.  
These pads were place on a 125um pitch governed by the test probes available for the 
required test frequency.  The supply pads and the control pad have their own tightly 
coupled ground pad to ensure proper ground return.  Each of these pair of pads was also 
done at a 125um pitch.  
The signal paths were done on the thickest metal AM level, since it has the lowest 
cross-section resistance to reduce loss and since its larger distance from the substrate 
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 reduces noise coupling.  The transmission lines that are greater than 100um in length had 
side shield added to reduce coupling to other devices and metal wires.  The paths were 
kept as straight as possible from the input pad through the matching circuits, through the 
common emitter stage, Q2 or Q3, onto the emitter of Q1.  Likewise, the path from the 
collector of Q1 to the output pad was laid out straight.  This was done to reduce 
reflections.  The line lengths from the input pads to the common emitter stages are 
135um.  The line lengths from the common emitter stages to the common base stage are 
293um and the line length from the common base stage to the output is 458um for a total 
of 886um. 
Connecting the top metal to the transistors had to be made through vias.  These 
vias were placed as close as possible to the transistor’s ports and kept as wide as the AM 
metal and to keep losses low and maintain good transitions.  All transitions to the 
transistors were tapered to reduce reflections.  Tapers were also used when metal widths 
had to change. 
 Figure  3.21 shows more detail around Input1.  The ground plane M1 has been 
removed for clarity.  The references correspond to those shown on the schematic in figure 
 3.2.  One item worth noting in this layout is the placement of components.  The input 
pad, the matching capacitor, the matching inductor, Qin1 and Q2 are placed as close as 
possible to minimize the interconnect effects on the models simulated in the schematic.   
The matching capacitor and inductor being tied to the base of Q2 has a DC voltage 
applied to them, so the capacitor also functions as a DC block to the input pad and the 
matching inductor has capacitors totaling 5pF tying its end to ground, acting as a short at 
the operating frequencies. 
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Figure  0.21: Matching Circuit for Input 1 
 
 The current mirror transistor Q2a, being the same type and size as Q2 to ensure 
better current mirroring, was placed in close proximity of Q2 to better insure equal 
fabrication of the two and to insure equal resistance in their DC biasing.  These 
components can be seen in figure  3.20.  Another critical component shown in figure  3.20 
and figure  3.21 is the degenerate inductor.  It is kept as close as possible to Q2 emitter to 
ensure minimal impact the interconnection has on the model.  This inductor, like all the 
inductors is modeled by the design kit.  The model of the inductor was verified using 
Agilent’s ADS layout tool, and then simulated using Agilent’s ADS tool Momentum.  
The return current on the substrate and the nearby metal layer M1 was taken into 
consideration.  The Momentum results were compared to the schematic kit model to 
ensure minimal impact to the final extraction simulation results.  These results and the 
simulation results are discussed in chapter section  3.5. 
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 3.4.2 LNA2 Layout 
 
LNA2 was designed for the application including ESD protection.  The 
application required that the input ports to be placed in the top left corner with respect to 
the output located in the lower center of the right side of the die.  The control functions 
and supply had to be placed in the upper right side of the die.  The layout for LNA2 is 
shown in figure  3.22.  The dimensions are 1.71mm by 1.20mm.   
 
Input 1 Ground Ground Ground CMOS Ground VC 
 
ESD Inverter
Q2 VCC 
MIM Caps 
Ground in orange
Transmission Line
“rfline” 
Q3 
ESD Q2a
Q3a Ground
ESD Q1Ground 
Input 2 
Ground Ground
Output 
ESD Ground
Figure  0.22: LNA2 Layout 
 
The same attention to placement was done for this layout as for LNA1.  The GSG 
pads were placed at 125um pitch.  The biasing transistors were place close to the 
amplifying transistors to ensure equal fabrication.  There are three differences between 
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 the two layouts in addition to the I/O placement.  They are; the addition of ESD 
components, the absence of the component singlewire, and the total transmission line 
length is 1751um for Input1 and 1684um for Input2 compared to 886um for both inputs 
of LNA1.  The ESD components are identified in the figure.  The ESD components on 
the transmission lines and VC control I/O are low capacitance double diodes circuits.  
They are low loading and require that the signal may not exceed the power supply.  The 
latter is not a problem for this circuit.   The ESD component for the CMOS I/O is a 
bipolar base power clamp.  A variable triggered power clamp ESD circuit was required 
for the higher voltage supply of VCC, but this was not available in the design kit at the 
time of fabrication.  The transmission line lengths from the input pads to the common 
emitter stages are 193um, which is 58um longer that those for LNA1.  The transmission 
line lengths from the common emitter stage Q2 to the common base stage Q1 is 292um 
and for Q3 to Q1 it is 225um.  The transmission line from Q1 to the output is 1231um.  
Comparing these line lengths to LNA1 shows that the majority of transmission line 
difference lies in the output line: 1231um compared to 458um.  The same matching 
topology was used for LNA1 is used for this design.  
Post layout simulations for LNA2 were done similar to LNA1 as described in the 
previous section.  The effect that the parasitic elements had on the schematic design and 
the required changes to the design to compensate for them is discussed later in section 
 3.5.4.  
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 3.5 Post Layout Simulations 
 In the following subsections we describe post layout simulations of; the inductors, 
the DC response, stability, S-parameters and noise figure, and transient response. 
3.5.1 Model vs. Extraction vs. EM simulator: an Inductor Analysis 
 
The inductor model in the schematic is documented to be accurate if the return 
current in the layout sees less than 5 Ohm resistance and any substrate contacts, placed by 
the designer, are at least 50um away from the inductor metal line.  Substrate contacts are 
typically used to electrically connect the substrate to the designer’s defined ground metal.  
The rfline design generated in the layout called a pcell, requires an added shape in the 
layout tool called BB IND to surround the ground node of the inductor end to the 
designers defined AC ground metal, M1 metal in this case, so proper post layout 
extractions can be performed.  A layout was built using Agilent’s ADS tool to confirm 
the accuracy of these models and to prevent major layout changes due to considerable 
differences between the final extraction results and the schematic simulations.  ADS has a 
simulator called Momentum that is a “2.5” dimensional EM simulator that requires the 
physical and electrical properties of the dielectric and metal stack-up.  These properties 
are taken from the IBM Design Manual.  A test case was done on the 440pH inductor that 
is used to match the input.  Adding the 5pF of capacitance to one end this inductor to tie 
it to ground will ideally have this circuit looking like a 426pH inductor.  The inductor 
was drawn in the layout tool of ADS at a length of 477um and a width of 9um on the top 
metal AM to match that in the chip layout.  Two ground planes drawn around it 60um 
away on metal layer M1 similar to what was done in the design layout.  A 50 Ohm port 
was connected to each end.  The two port s-parameter file was imported into the 
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 schematic tool.  One port was connected to ground through 5pF of capacitance and the 
resulting one port simulated.  The S11 result was (0.25+j47) Ohms.  The imaginary part 
of 47 Ohm equates to 394pH at 19GHz; 32pH less than the ideal 426pH.  This 
experiment was repeated, simulating the equivalent schematic components and for the 
layout using the “rlck” extraction method.  The schematic simulated 403pH and the 
layout simulated 396pH.  After considering the 5pH MIM capacitors, both results from 
Momentum and the Assura extraction indicates that the inductor is approximately 410pH, 
6.8% less than the 440pH predicted by the rfline model.  This difference is expected to 
result from the added ground metal laying under the inductor ends.  Therefore the “rlck” 
extraction method in conjunction with the rfline model was taken to be accurate for this 
design.  However, it is shown in Appendix A that this layout was optimal for the 
accuracy of the rfline model. 
3.5.2 DC Analysis for LNA1 and LNA2 
 
 The matching components and the I/O pads were added to the layout as shown in 
figure  3.20 for LNA1 and figure  3.22 for LNA2.  The extraction methods explained in 
Appendix A were performed and compared to the schematic.  The first simulation 
performed was to verify DC biasing.  DC analysis of the four extraction methods, RC, 
RLCK, PEEC and LADDER are compared to the schematic simulation and given in table 
 3.5.  Only the RLCK extraction method was done for LNA2.  Results show that all 
extraction methods create a current model that draw less supply current than the 
schematic model, with the “RC” and “PEEC” modeled circuits drawing the least.   
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Table  0.4: DC Analysis for LNA1 and LNA2.  
   
Voltage Supply = 2.25VDC, CMOS Supply = 1.5VDC, VC=1.5VDC (RFin 1 on) 
Simulation  Current Supply  CMOS Supply  
Schematic (LNA1 and LNA2) 9.16mA 47.6nA 
"RC" (LNA1 Only) 8.84mA 47.6nA 
"RLCK" (LNA1 and LNA2) 8.915mA 47.6nA 
"LADDER" (LNA1 Only) 8.915mA 47.6nA 
"PEEC" (LNA1 Only) 8.82mA 47.6nA 
   
Voltage Supply = 2.25VDC, CMOS Supply = 1.5VDC, VC=0VDC (RFin 2 on) 
Simulation Current Supply  CMOS Supply  
Schematic (LNA1 and LNA2) 9.16mA 162nA 
"RC" (LNA1 Only) 8.81mA 162nA 
"RLCK" (LNA1 and LNA2) 8.91mA 162nA 
"LADDER" (LNA1 Only) 8.91mA 162nA 
"PEEC" (LNA1 Only) 8.81mA 162nA 
 
3.5.3 Stability Analysis for LNA1 and LNA2 
 
The second simulation performed was for stability.  Figures  3.23 and  3.24 show 
two stability measurements versus frequency for LNA1.  The first figure shows that the 
Rollett’s stability factor is greater than 1.  The second figure plots |∆| and shows a 
magnitude less than 1.  Together these two results indicate an unconditionally stable 
circuit.  Both plots include the 150pH bondwires, but removing the bondwires did not 
change stability.   
The same stability analysis was performed for LNA2.  The results were similar to 
that for LNA1 in that the Rollett’s stability factor is greater than 1 and |∆| was less than 1.  
The core layout was shown to be potentially unstable so the added loss from the matching 
circuitry and bondpads increased both layouts stability to be unconditional. 
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Figure  0.23 : Rollett’s Stability Factor for LNA1. 
 
 
Figure  0.24 : Stability Measure |∆| < 1 for LNA1. 
 
3.5.4 S-Parameter and Noise Figure Analysis for LNA1 and LNA2 
 
After ensuring stability, three port S-parameter and noise analysis was done to 
compare ports: Input#1, Input#2 and Output.  It had to be done four times for LNA1; 
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 twice when Input#1 was on (Input#2 was off) with and without the 150pH bondwires, 
then twice again for the opposite mode to ensure duality.  LNA2 was simulated without 
bondwires since its matching circuitry was designed to match directly to 50 Ohms.  The 
reason for this is that it was discovered that the 150pH inductor models were disabled 
during simulations, and the time to do two layouts proved too short to make changes 
before submission to fabrication.  All of the four extracted models were simulated for 
LNA1.  Only the ‘rlck’ extracted model results are discussed in this chapter because it 
was considered accurate.  The plots showing the results for all of the four extracted 
models are shown in Appendix C for LNA1.  Only the ‘rlck’ extracted model was 
simulated for LNA2.  All results were tabulated in this chapter for easy comparison. 
 The first plot analyzed is the gain.  Supplying 1.5 volts to port “VC” turns the 
current mirror on for Input#1 and shorts the input for Input#2.  Supplying 0 volts to port 
“VC” reverses the states.  Both conditions were simulated and the gains for both inputs 
for LNA1 were overlaid in the plot shown in figure  3.25.  The “rlck” gain peaks at 
18.7dB for Input#1 and 19.1dB for Input#2.  Both are within 0.5dB of each other and 
have a gain variation of less than 0.15dB in the operating bandwidth.  This gain falls in 
the middle of the expected 18dB to 19dB gain and exceeds the gain specification in 
magnitude and flatness.  As mentioned previously, the match was tuned based on the 
“rlck” extractions.  The gain simulated for the other extracted models are compared to 
each other for LNA1 in Appendix C.  Running a temperature analysis showed that the 
gain increases with temperature at a rate of 0.01dB/˚C.  The expected gain when testing 
the die without the matching bondwires is shown in figure  3.26.  Here the peak gain 
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 dropped by 0.9dB for Input#1 and 0.85dB for Input#2 when comparing the “rlck” 
extracted model. 
 The two inputs for LNA2 gain is plotted in figure  3.27.  It shows that the 
expected gain for wafer probing will peak at 15.90dB for both inputs at 18.25GHz.  The 
flatness across the band is 0.3dB.  The two input gains are closer to each other than those 
for LNA1 because the input matching capacitors and inductors for the two inputs were 
changed with respect to one another.  The required change to achieve identical gain was 
less than 5 fF for the capacitors and 5pH for the inductors.  This is also indicated in the 
input reflection plots soon to be discussed. 
 
Figure  0.25 : LNA1, Input#1 and Input#2 to Output gain including the 150pH wirebonds  
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Figure  0.26 : LNA1, Input#1 and Input#2 to Output gain without wirebonds. 
 
 
Figure  0.27: LNA2, Input#1 and Input#2 to Output gain without wirebonds. 
 
Figure  3.28 is a plot comparing the noise figure for Input#1 and Input#2 of LNA1.  
The expected noise figure is 2.78dB for Input#1 and 2.64dB for Input#2.  This is 0.3dB 
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 higher than that simulated using the schematic model because of added losses due to the 
parasitic components themselves.  Removing the bondwires raises the expected noise 
figure for LNA1 to between 2.9dB to 3.0dB at 19GHz as shown in figure  3.29.  The 
expected noise figure is much lower than the target noise figure of 4.15dB.    
LNA2 expected noise figure for both inputs are shown in figure  3.30.  The 
simulation indicates both inputs are expected to 2.8dB noise figure.  This design also 
meets the required noise figure. 
 
Figure  0.28: LNA1, Input#1 and Input#2 to Output noise figure including the 150pH 
wirebonds. 
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 Figure  0.29 : LNA1, Input#1 and Input#2 to Output Noise Figure without the wirebonds. 
 
 
Figure  0.30: LNA2, Input#1 and Input#2 to Output Noise Figure without the wirebonds. 
 
 Figures  3.31 and  3.32 are plots of LNA1 inputs and output reflection coefficient 
respectively which include the matching bondwires.  The associated plots without the 
bondwires are located in the Appendix B.  The input match is resonant at 18GHz instead 
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 of 19GHz because it was matched for noise.  The output “rlck” match is shown to be 
matched at the center of the operating frequency.  This match doesn’t change if Input#1 is 
on or if Input#2 is on.  Both input and output match passes the return loss criteria. 
 Figures  3.33 and  3.34 are plots of LNA2 inputs and output reflection coefficient 
respectively.  Like LNA1, the input match is resonant at 18GHz instead of 19GHz 
because it was matched for noise.  The output “rlck” modeled match is shown to be 
matched at the center of the operating frequency.  Both input and output match for this 
design passes the return loss criteria. 
 
Figure  0.31: LNA1, Input#1 and Input#2 reflection coefficient magnitude response with 
wirebonds included. 
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Figure  0.32: LNA1, Output reflection coefficient magnitude for when Input#1 is on and 
when Input#2 is on. Both include the 150pH wirebonds. 
 
 
Figure  0.33: LNA2, Input#1 and Input#2 reflection coefficient magnitude response. 
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Figure  0.34: LNA2, Output reflection coefficient magnitude for when Input#1 is on and 
when Input#2 is on. 
 
Isolation between Input#1, Input#2 and Output was analyzed next.  The first 
isolation analyzed was from the output port to the active input.  Simulations indicate a 
worse case of 42dB isolation for LNA1 and 45dB for LNA2, which is sufficient in 
preventing changing load impedance affecting the input match.  Figures of these 
simulation graphs along with the following isolation graphs can be found in the 
appendices.  The next isolation analyzed was the gain from Input#1 (active) to Input#2 
(inactive).  Simulation shows an isolation of better than the specified 38dB for the 
operating bandwidth and decreases to 35dB out of band for both designs.  This was 
excepted because the off port is not performing any function.  A more critical isolation is 
required from the “off” input port to the other two ports.  Simulations of the isolation 
between the “off” port to the “on” port is better than 54dB for both designs.   
The other scenario is the isolation between “off” port to Output.  The simulation results 
indicates that the expected isolation to be better than 30dB for both designs.  This is 5dB 
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 higher than desired, but it is acceptable at 30dB considering the high 18dB gain on the 
“on” input will differentiate that signal from the “off” signal on this port by 48dB. 
The reverse isolation from the output to the inactive input is high as expected with 
a cascode configuration and this port is off.  The isolation is expected to be better than 
60dB for both designs. 
 For simplicity, tables’  3.6 and  3.7 were created to compare the duality of the 
LNA1 design.  These tables list only the “rlck” responses having the matching wirebond 
included and without it in the form of xx.xx/yy.yy respectfully.  Tables’  3.7 and  3.8 were 
created to compare the duality of the LNA2 design.  It is formatted like the tables for 
LNA1 except no wirebond simulations were included because the matching circuitry was 
optimized for 50 Ohm terminations. 
Table  3.6 compares the LNA1 inputs with respect to the output having the 150pH 
wirebonds for matching.  The most important criteria is gain and noise figure.  Simulation 
shows there is an expected 0.35dB difference in their gain and 0.15dB difference in their 
noise figure with Input#2 having the better performance of the two.  The input reflections 
for the two ports indicate a difference in their match given the 1.29dB delta.  It was 
expected that the difference in their match was due to the slight differences in their DC 
biasing considering that both input circuitries, including their matching components, are 
copies of each other.  Tweaking “VC” and “CMOS” to get the biasing for both 
configurations to be within 0.0001 accuracy was tried to improve this, but the gain and 
noise shifted together so there was no improved correlation.  The matching for Input#2 
was setup to match Input#1 without the wirebonds.  Adding the wirebonds magnified the 
differences between the two inputs but the design was already submitted to fabrication 
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 and so it was too late to make adjustments.  Comparing isolation and the output match 
when Input#1 is active to when Input#2 is active are in good agreement.   
Table  3.7 compares the isolation between the inputs.  The simulation results for 
both inputs exceed the required isolation.  The 5dB difference between the 75dB and 
80dB simulation result is not a concern given the high isolation.   
Comparing LNA2 tables’  3.7 and  3.8 with LNA1 tables’  3.6 and  3.7 shows that 
the gain for LNA2 will be approximately 3dB less than LNA1.  The expected noise figure 
is 0.2dB higher for LNA2.  Both LNA1 and LNA2 have the same optimized input match 
with LNA1 having the lowest return loss of -17.5dB at 17.7GHz (Input#2), and LNA2 
having -17.0dB at 17.75GHz.  However, LNA1 achieves a 7dB better return loss for the 
output match at 19GHz. 
Analyzing the matching between the two layouts, the lower gain and slightly 
higher noise figure for LNA2 questions the accuracy between the extracted transmission 
lines used in LNA2 and the singlewire components used in LNA1; the ~ 800um 
difference in total lengths between the two layouts is not enough to account for the 3dB 
difference.  This is discussed more in chapter 5. 
Table  0.5: LNA1 input ports comparison in relation to the output 
Simulation @ 19GHz (dB) Input 1 (on) Input 2 (on)  Input 1 (off) Input 2 (off)  
Gain (Input to Output) 18.79/17.8 19.14/18.5 -29.98/-31.74 -29.65/-31.48 
NF 2.79/2.96 2.63/2.88 NA NA 
Isolation (Output to Input) 42.94/44.62 42.64/44.48 60.93/62.82 61.24/63.12 
Input Reflection Coefficient -14.75/-6.77 -13.25/-6.34 -1.54/-1.17 -1.52/-1.12 
Output Reflection Coefficient -23.0/-12.85 -23.0/-13.13 -23.0/-12.85 -23.0/-13.13 
Voltage Supply = 2.25VDC, CMOS Supply = 1.5VDC   
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 Table  0.6: LNA1 input ports comparison in relation to each other 
Simulation @ 19.3GHz (dB) Input 1 (on), Input 2 (off) Input 2 (on) , Input1 (off)
Isolation Input1 to Input2 38.56/39.34 75.4/74.49 
Isolation Input2 to Input1 80.71/79.17 37.38/38.3 
Voltage Supply = 2.25VDC, CMOS Supply = 1.5VDC  
 
Table  0.7: LNA2 input ports comparison in relation to the output 
Simulation @ 19GHz (dB) Input 1 (on) Input 2 (on)  Input 1 (off) Input 2 (off)  
Gain (Input to Output) 15.7 15.7 -36.18 -36.18 
NF 2.83 2.81 NA NA 
Isolation (Output to Input) 45.42 45.42 68.76 67.12 
Input Reflection Coefficient -12.0 -12.0 -1.04 -1.04 
Output Reflection Coefficient -16.2 -16.2 -16.2 -16.2 
Voltage Supply = 2.25VDC, CMOS Supply = 1.5VDC   
 
Table  0.8: LNA2 input ports comparison in relation to each other 
Simulation @ 19.3GHz (dB) Input 1 (on), Input 2 (off) Input 2 (on) , Input1 (off)
Isolation Input1 to Input2 38.6 53.7 
Isolation Input2 to Input1 53.8 38.4 
Voltage Supply = 2.25VDC, CMOS Supply = 1.5VDC  
 
3.5.5 LNA1 and LNA2 Transient Analysis and Nonlinearity 
 
Simulations were done to analyze the circuit’s transient response when switching 
between Input#1 and Input#2 to ensure the required switching times of better than 5us is 
met.  The deciding factor in switching speed is the collector current of Q2 and Q3 
governed by the FETs Q2b and Q3b respectfully.  The switching rate of “VC” between 0 
volts and 1.5 volts was varied on “VC” until the limit of the response of the collector 
currents was reached as shown in Figure  3.35.  The collector current for both transistors 
respond equally; capable of turning on within 40ns and turning off within 5ns.  The turn 
on time is longer do to the long RC time constant between the ‘turning on’ FET and the 
base of the ‘turning on’ HBT.  The “shorting” input fets Qin1 and Qin2 helps discharging 
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 the base current to decrease shut down time.  40ns limits the switching times to a 
frequency of 12.5MHz; 125 times the required frequency for this application.  However, 
there is a 55ns delay between the times “VC” changes states to the time the “turn on” 
transistor response to it and another 15ns for the transistor to reach its 10% turn on 
current.  This 55ns delay can be taken into account by smart programming of the control 
logic.  
Another consideration for switching is making sure no voltage or current spikes 
occurs causing junction breakdown.  The evaluation of Q1 indicates that the collector to 
emitter voltage will not exceed 0.88 volts.  Evaluating Q2 and Q3 indicates that their 
collector to emitter voltage will not exceed 1.51volts. The latter result is the maximum 
threshold for VCE as was given in table  3.2.  However, there is a discrepancy between 
the transient analysis and steady state.  Steady state analysis indicates 1.10 volts for Q1 
VCE and 1.15 volts for Q2 and Q3 VCE. 
The transient analysis for LNA2 is near identical to those shown for LNA1 so no 
further discussion is necessary.  
 
Figure  0.35: LNA1, Control Voltage ‘VC’ vs. Collector Current of Q2 and Q3. 
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Compressing the expected signal power of -80dBm is highly unlikely but 
compression analysis was done to make certain the input 1dB compression point 
(P1dBin) was greater than -40dBm.  Figure  3.36 plots P1dBin for Input#1 for LNA1.  
This plot shows the schematic simulation is 9.54dB higher than that of the simulation 
using the “rlck” extraction.  Still, a P1dBin of -21.16dBm is acceptable.  The “rlck” 
simulation for Input#2 indicates -23.07dBm for P1dBin.  This is difference will not have 
an effect on the expected signal powers. 
The simulations for LNA2 two inputs have an expected input 1dB compression 
point for this layout to be -13.97dBm for Input1 and -13.99dBm for Input2.  These graphs 
can be found in Appendix D.  The two inputs’s input 1dB compression points are more 
identical for this layout than LNA1 because the inputs near identical matching. 
 
Figure  0.36: LNA1, Input#1 P1dB input compression point 
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 CHAPTER 4  
RESULTS 
Two wafers were received for testing.  One wafer was found to be defective with 
all the die I/O pads shorted together.  The entire die on the other wafer proved to work.  
The ‘KERF’2 data for this wafer indicated all specified parameters are within limits 
except beta.  Beta is expected to be 600 but this wafer has a beta of 287.  It is expected 
this will lower the gain by 2.4dB.  The noise figure should not be greatly affected if the 
DC current through each transistor is reduced from 4.5mA to 2.6mA, as this will move 
them to their optimized noise figure current.  The test equipment available to test this 
wafer and the measurement setups along with calibration are discussed in Appendix E.   
4.1 LNA1 Measurements 
4.1.1 DC Measurements 
The first test was connecting the power and control supplies.  Setting VCC to 
2.25V, CMOS to 1.5V and VC to 0V drew 7.02mA VCC current.  Setting VC to 1.5V 
changed the VCC current to 7.98mA.  Several layouts were tested with similar results.  
The CMOS current draw measured was 46nA when VC = 0V and 7.9nA when VC = 
1.5V.  All current measurements are 78% of the designed value, as expected due to the 
low beta of the transistors.  The currents could easily be made to match by adjusting the 
CMOS voltage and or VC voltage.  E.g. setting CMOS to 1.57V and VC to 1.52V drew 
the same 8.85mA of VCC current in both switching states.  It was found this slightly 
                                                 
2 KERF is the process of placing test sites of different components throughout the wafer so DC testing can 
be done to characterize the quality of them.  This includes metal lines, mim capacitors, and FETS and HBT 
transistors. 
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 improved the symmetry performance of the two inputs.  These latter voltages were used 
to bias the chip. 
4.1.2 Stability 
 
The next test was stability.  The LNA inputs were connected to the network 
analyzer for the source and the output was connected to the spectrum analyzer for a wide 
sweep.  No oscillations were seen.  A second verification of stability was measuring the 
s-parameters of the device and check S11 and S22.  It will be shown next that these 
measurements remained < 0dB. 
The next test was measuring the s-parameters of the device at ambient 
temperature (22˚C) using the 4-port network analyzer.  Measurement was done for when 
Input#1 was on and again when Input#2 was on.  Having the 4-port network analyzer 
allowed capturing all three ports simultaneously.  The data was imported into the 
Agilent’s ADS tool so graphs could be made for easy comparison between the two inputs 
when at the same state.   
4.1.3 S-Parameters 
 
The first comparison is the LNA1 gain as shown in figure  4.1.  S(3,1) is the gain 
for Input#1, when active, to the output and S(7,6) is the gain for Input#2 to the output 
when active.  It shows both inputs peak at the frequency 18GHz, which is close to the 
18.25GHz simulated without the matching wirebonds.  The difference of 0.6dB in gain is 
also in good agreement with the simulation but the magnitude is 5.6dB lower than the 
expected 18dB-2.4dB (beta adjustment) = 15.6dB.  It will be shown in Chapter 5 that the 
differences between the two input gains and their magnitude can be captured using the 
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 proper extraction technique and the reason is related to the inductors used for the 
matching of the input ports.   
The difference in input matching is evident in the measured input return loss for 
LNA1 shown in figure  4.2.  S(1,1) is Input#1 when active, S(2,2) is Input#2 when 
inactive, S(5,5) is Input#1 when inactive and S(6,6) is Input#2 when active. Comparing 
the two inputs return losses when inactive show they are equal at -1.5dB, which matches 
the simulation data.  However the return loss when active shows both inputs match 
moved from the expected 16.4GHz to 19.47GHz for Input#1 and 18.55GHz for Input#2.  
The magnitude of the measured return loss of 20dB is close to the simulation.   
The output return loss measurement graphed in figure  4.3 shows the output match 
when switching from Input#1 to Input#2.  S(3,3) is the output return loss when Input#1 is 
active and S(7,7) is the output when Input#2 is active.  It changes by 0.2dB centered at 
18.10GHz which is comparable to the 18.5GHz simulation result, but the magnitude of -
7dB is 6dB worse than predicted.   
The measured isolation between the output and the active input is graphed in 
figure  4.4.  The isolation of 34dB is about 10dB less then the predicted results. 
13 14 15 16 17 18 1912 20
-5
0
5
10
-10
15
freq, GHz
dB
(S
(3
,1
))
m1
dB
(S
(7
,6
))
2
Input1 vs. Input2 Gain Comparison
m1
freq=
dB(S(3,1))=10.430
18.00GHz
m2
freq=
dB(S(7,6))=9.833
18.00GHz
 
Figure  0.1:  LNA1 gain comparison between Input#1 when active and Input#2 when 
active. 
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Figure  0.2: LNA1 input return loss comparison between Input#1 and Input#2 in both 
states. 
 
 
Figure  0.3: LNA1 output return loss comparison between Input#1 and Input#2 in both 
states. 
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Figure  0.4: LNA1 gain comparison from the output to the active input.   
 
Figure  4.5 consists of four graphs to compare isolation between the output and 
active input to the isolation between the output and inactive input.  The top left graph 
shows that the isolation from the inactive input to the output is better than 40dB.  This is 
10dB better than expected and could be in part due to the low gain and higher line 
resistance.  The bottom left graph is the reverse gain from the output to the inactive input.  
Here the worse case isolation is 34dB for Input#1.  The top right graph compares the gain 
from the active input to the inactive input.  The worse case isolation is 27dB from 
Input#1 to Input#2.  The lower right graph compares the gain from the inactive input to 
the active input.  Here the isolation is approximately 46dB for both inputs. 
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Figure  0.5: LNA1 gain (isolation) between the output and active input to the inactive 
input.  
  
4.1.4 Noise Figure 
 
The noise figure measurement was done using the setup described in Appendix E.  
The noise figure and gain for LNA1 measured at ambient temperature is shown in figure 
 4.6.  The noise figure for Input#2 measured at 5.2dB, which is 2.4dB higher than the 
simulation.  The noise figure meter gain measurement agrees well with the measured s-
parameter gain.  The discrepancy in noise figure is expected to be in part due to the shift 
in input match and higher than expected transmission line resistance.  Input#1 measured 
0.2dB higher at 5.4dB. This can attributed in part to the difference in input matching.   
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Figure  0.6: Noise Figure for Input#2 of LNA1 at 20˚C temperature. 
 
The next measurement test was performance variation with temperature.  The 
wafer chuck was programmed to change in temperature from 0˚C to 80˚C in 10˚C 
increments.  The probes had to be adjusted several times throughout this test to 
compensate for the physical change of the wafer and probes.  Water started to condense 
near 0˚C so that became the lower limit of the temperature range.   
Figure  4.7 plots the noise figure for both inputs versus temperature change from 
0˚C to 80˚C.  It shows the noise figure increases with temperature as expected.  Input#1 is 
higher than Input#2 as expected from the ambient temperature measurement.  The rate of 
increase is 0.11dB/˚C for Input1 and 0.12dB/˚C for Input2.  The gain variation with 
respect to temperature is shown in figure  4.8.  Both inputs decreased in gain with increase 
in temperature with Input#1 decreasing at a rate of 0.002dB/˚C and Input#2 decreased at 
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 a rate of 0.001dB/˚C.  The input match for the active inputs and the output match did not 
shift in resonance, but the magnitude of the return loss did decrease by 5dB from 0˚C to 
80˚C for both inputs equally.  The output return loss magnitude remained within 0.5dB.  
It was noted that the input return loss for the inactive Input#1 changed from -2.76dB at 
0˚C to -1.4dB at 80˚C with the majority of change from 0˚C to 30˚C.  Input#2 return loss 
remained more constant to within +/-0.15dB at -1.3dB.  It is expected that condensation 
was affecting VC because this discrepancy was not seen on other measurements done at 
ambient temperature. 
The last s-parameter test was varying the VCC voltage from 2.23VDC to 
2.27VDC in 0.01V increments.  It was noted that the VCC current increases 
100uA/0.01VDC.  No change in input and output match, noise figure and gain was 
measured.   
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Figure  0.7: LNA1 Noise Figure versus Temperature 
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Figure  0.8: LNA1 Gain versus Temperature 
 
4.1.5 Transient and Non-Linearity Measurements 
No real time oscilloscope was available to measure 19GHz to see how long it took 
for a port to become active so the oscilloscope was used to measure the transient times of 
the supply current using a sense resistor.  The control line ‘VC’ was used as the trigger.  
Monitoring the voltage of the sense resistor showed a stabilization time of 48ns, which 
equates to 10.4MHz.  This exceeds the 5us requirement by a factor of 100.   
The input 1dB compression point was measured by the method described in 
Appendix E.  Graphing the two inputs together in figure  4.9 shows the compression 
curve.  Input#1 compress at -13.64dBm and Input#2 compresses at -14.68dBm.  These 
results are closer to the schematic simulated 1dB compression point of approximately -
10dBm than the RLCK extracted data point of -20dBm.  In either case it is more than 
required for the application. 
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Figure  0.9: LNA1 Input 1dB Compression Point for Input#1 and Input#2. 
 
4.1.6 LNA1 Measurement Summary 
 
Table  4.1 and  4.2 summarizes the s-parameter measurements results.  Table  4.3 
summarizes the 1dB compression point, the switching times and gain and noise figure 
variation versus temperature.  Overall, the results show a lower gain, higher noise figure 
and shifts in return loss of the ports when compared to the simulated data.  It is expected 
this is do to the extraction method used for the transmission lines and the inductor model 
rfline.  Chapter 5 makes the argument for this.   
 
 
Table  0.1: LNA1 input ports measurement comparison in relation to the output 
Supply: VCC = 2.25V @ 8.8mA, CMOS =1.57V, VC = 0/1.52V   
Measurement (dB) 
Input 1 
(on) 
Input 2 
(on)  
Input 1 
(off) 
Input 2 
(off)  
Gain (Input to Output) at 18.00GHz 10.43 9.833 <-42 <-37 
NF at 19GHz 5.47 5.2 NA NA 
Isolation (Output to Input) at 
18.25GHz >32 >33 >34 >38 
Input Reflection Coefficient 
-19.47 at 
19.5GHz 
-21.96 at 
18.55GHz -1.5 -1.5 
Output Reflection Coeffic. at 18.1GHz -7.04 -7.22 -7.22 -7.04 
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 Table  0.2: LNA1 input ports comparison in relation to each other 
Measurement @ 19.3GHz 
(dB) 
Input 1 (on), Input 2 
(off) 
Input 2 (on) , Input1 
(off) 
Isolation Input1 to Input2 29 47 
Isolation Input2 to Input1 49 31 
 
Table  0.3: LNA1 Linearity, Switching and Temperature Variations 
Test Measurement Input 1 Input 1 
Input P1dB (dBm) -13.64 -14.68 
Switching Times 48ns 48ns 
Gain Temperature Coefficient (dB/˚C) -0.002 -0.001 
NF Temperature Coefficient (dB/˚C) 0.109 0.119 
 
4.2 LNA2 Measurements 
The same tests were done for this layout as those that were done for LNA1 with 
the exception of the temperature variation tests.  Details of the test setup can be found in 
Appendix E and chapter section 4.1. 
4.2.1 DC Measurements 
Supplying 2.25VDC for VCC, 1.5VDC for CMOS and 0VDC for VC drew 
6.65mA of current.  Switching states by setting VC to 1.5VDC drew 7.01mA of VCC 
supply current.  The two states could be made equal to 8.85mA by adjusting CMOS to 
1.66V and VC to 1.62V.  These latter values were used for the remaining measurements. 
4.2.2 Stability 
 
This layout proved to be stable by using the spectrum analyzer like that what was 
done for LNA1.  The same second verification of stability was done by measuring the s-
parameters of the device and check S11 and S22.  This layout also meets the stability 
requirement of S11 and S22 < 0dB.   
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 4.2.3 S-Parameters 
 
The s-parameter measurements were taken and are plotted in a similar setup as 
that was done for LNA1.  Figure  4.10 shows the gain for the inputs when active.  The 
graph indicates that Input#1 has a peak gain of 10dB at 16.9GHz (S2,1) and Input#2 has a 
peak gain at 9.4dB at 16.6GHz (S7,6).  This gain is closer to the expected simulated gain 
of 13.5dB (taking beta into account), than that for LNA1.  Measuring other LNA2 die on 
the wafer showed consistent gain with variations within +/-0.3dB.  Input#1 gain was 
always greater than Input#2, which wasn’t expected as the simulation results showing the 
two gains identical to each other.  Like for LNA1, Chapter 5 will show that using the 
proper extraction setup will capture the differences between the two input gains and their 
magnitudes, which is related the inductor used for the input matching like that in LNA1. 
The input return loss is graphed in figure  4.11.  It shows that the matching shifted 
up in frequency like LNA1, but not as far.  The magnitude decrease slightly compared to 
the simulation.  Another unexpected result is the difference in matching between Input#1 
(S1,1) and Input#2 (S6,6); they are equal in the simulation.  The two inputs are equal in 
magnitude when they are off. 
The output return loss graphed in figure  4.12 is a larger surprise having a 5dB 
discrepancy when Input#1 is active (S3,3) to when Input#2 is active (S7,7).  Again, the 
simulation did not capture this.  The test setup was checked and several LNA2 layouts 
were tested to validate this result.  The best match occurs at 15GHz, which is 4.3GHz 
lower than that simulated in chapter 3.   
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 Figure  4.13 is a graph showing the reverse gain from the output port to the active 
input.  The isolation for Input#1 (S1,3) is 25dB less than for Input#2 (S6,7).  It is 
expected that this is because of the poorer output matching for when Input#1 is active.   
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Figure  0.10: LNA2 gain comparison between the Input#1 when active and Input#2 when 
active. 
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Figure  0.11: LNA2 input return loss comparison between Input#1 and Input#2 in both 
states. 
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Figure  0.12: LNA2 output return loss comparison between Input#1 and Input#2 in both 
states. 
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Figure  0.13: LNA2 gain comparison from the output to the active input.   
 
 Figure  4.14 consists of four graphs comparing the isolation between the inactive 
input to the output and active input like those done for LNA1 in figure  4.5.  The isolation 
for this layout is more symmetrical when compared to LNA1.  LNA2 does have about 
8dB higher isolation from the output to the inactive inputs when compared to LNA1 
(bottom left graph).  This could be due to a longer distance between the ports. 
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 4.2.4 Noise Figure 
 
 Noise figure measurements showed that Input#1 averaged 5.1dB and Input#2 
averaged 5.2dB.  This is 2.3dB higher than expected similar to LNA1. A screen capture 
of the noise figure meter is provided in figure  4.15.  LNA2 noise figure averaged 0.2dB 
less than that for LNA1.  These deltas are consistent with the deltas in the simulation. 
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Figure  0.14: LNA2 gain (isolation) between the output and active input to the inactive 
input. 
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Figure  0.15: Noise Figure for Input#1 of LNA2 at 20˚C temperature. 
 
4.2.5 Transient and Non-Linearity Measurements 
The switching times were measured like those for LNA1.  It was found that the 
switching times of 48ns for this layout are identical to LNA1.  The input 1dB 
compression point was measured to be -13.04dBm for Input#1 and -13.84dBm for 
Input#2.  The two inputs in this layout are in more of agreement than for LNA1. 
4.2.6 LNA2 Measurement Summary 
 
Table  4.4 and  4.5 summarizes the s-parameter measurements results.  Table  4.6 
summarizes the 1dB compression point and the switching times.  Like LNA1, the results 
show a lower gain, higher noise figure and shifts in return loss of the ports when 
compared to the simulated data.   
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 Table  0.4: LNA2 input ports measurement comparison in relation to the output 
Supply: VCC = 2.25V @ 8.8mA, CMOS =1.57V, VC = 0/1.52V   
Measurement (dB) 
Input 1 
(on) 
Input 2 
(on)  
Input 1 
(off) 
Input 2 
(off)  
Gain (Input to Output) at 16.60GHz 10.0 9.4 <-32 <-34 
NF at 19GHz 5.10 5.18 NA NA 
Isolation (Output to Input) at 
18.00GHz >34 >47 >45 >47 
Input Reflection Coefficient 
-12.75 at 
18.79GHz 
-14.45 at 
18.35GHz -1.84 -1.92 
Output Reflection Coeffic. at 15.0GHz -11.18 -16.0 -16.0 -11.18 
 
 
Table  0.5: LNA2 input ports comparison in relation to each other 
Measurement @ 19.3GHz 
(dB) 
Input 1 (on), Input 2 
(off) 
Input 2 (on) , Input1 
(off) 
Isolation Input1 to Input2 35 45 
Isolation Input2 to Input1 45 35 
 
 
Table  0.6: LNA1 Linearity and Switching Times 
Test Measurement Input 1 Input 1 
Input P1dB (dBm) -13.04 -13.84 
Switching Times 48ns 48ns 
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 CHAPTER 5  
EXTRACTIONS AND MODELS REVISITED 
In this chapter the measurements presented in Chapter 4 will be compared to the 
simulations in Chapter 3 and in the appendices.  The various causes of discrepancy will 
be discussed.  It will be shown that there are three primary factors causing the differences 
besides the low Beta.  One factor is the extraction deck and design models used for the 
initial design had to be improved; specifically the model singlewire used in LNA1.  The 
second factor is due the way the extraction tool was setup, which had its most effect on 
the transmission lines by over simplifying the mutual and self inductance extractions and 
not taking the skin effect loss into account (See Appendix A).  The third factor is the 
model for the matching inductors does not adequately capture the current returns for a 
given layout.     
Table 5.1 summarizes the measured versus the model results for gain, NF and 
input and output match for both designs.  The data for both layouts show that the gain 
was considerably lower and the noise figure higher than the simulated data.  It also shows 
that both matching inputs for the two designs shifted up in frequency and the output 
match shifted down.   
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Table  0.1: Simulation versus measured data (Design Kit V1.0.3.1HP) 
LNA1 Peak Gain  Lowest NF Best Input Match (On) Best Output Match 
Simulated Input1 17.9dB@18.25GHz 2.8dB@17.5GHz -22dB@16.4GHz -13.13dB@18.72GHz 
Measured Input1 Data 10.43dB@18GHz 5dB@19.56GHz -19.47dB@19.5GHz -7.05dB@18.1GHz 
          
Simulated Input2 18.25dB@18.25GHz 2.7dB@17.5GHz -22dB@16.4GHz -14.6dB@18.72GHz 
Measured Input2 Data 9.83dB@18GHz 5.4dB@19.56GHz -21.96dB@18.55GHz -7.22sB@18.1GHz 
          
LNA2 Peak Gain  Lowest NF Best Input Match (On) Best Output Match 
Simulated Input1 15.9dB@18.25GHz 2.8dB@18.5GHz -16.0dB@17.75GHz -17.26dB@19.31GHz 
Measured Input1 Data 10.0dB@16.9GHz 5.1dB@19GHz -12.75@18.7GHz -11.18dB@15GHz 
          
Simulated Input2 15.9dB@18.25GHz 2.8dB@18.5GHz -16.0dB@17.75GHz -17.26dB@19.31GHz 
Measured Input2 Data 9.4dB@16.6GHz 5.2dB@19GHz -14.45dB@18.35GHz -16.1dB@14.94GHz 
 
5.1 Beta and Design Kit Adjustment 
 
It was mentioned in Chapter 4 that the DC beta for this wafer is 287 instead of the 
nominal 600.  The process measured beta was applied to the original models and 
simulated again using the same extraction method described in Chapter 3.  The results of 
this are compared in table  5.2 for only Input1 of LNA1 for simplicity.  Input2 and the 
inputs for LNA2 had similar trends.  The table shows that the primary changes were the 
gain decreased by 2.3dB and the noise figure increased by 0.2dB.  This still does account 
for the discrepancies in the measurements. 
Table  0.2: Simulation results for before and after beta adjustment for LNA1 
LNA1 Peak Gain  Lowest NF Best Input Match (On) Best Output Match 
V1.0.3.0HP Input1 17.9dB@18.25GHz 2.8dB@17.5GHz -22dB@16.4GHz -13.13dB@18.72GHz 
Beta Adjustment 15.6dB@18.25GHz 3.2dB@17.5GHz -23dB@15.8GHz -14.2dB@18.4GHz 
 
Another change to occur between the original design and process were two more 
design kit releases.   The modeling group took data from other test-site runs to improve 
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 the models after this design was released to fabrication.  Simulations like that in Chapter 
3 were repeated using the latest design kits including the adjusted beta.  The effect that 
these updated design kits has on the simulation results are shown in table  5.3.  Only 
Input1 of LNA1 is shown for simplicity.  The actual measurement is included in the last 
line of the table for easy comparison.  The reason for the dramatic change between design 
kit V1.0.6.1HP to V1.1.0.0HP will be shown to be attributed to the improvement of the 
transmission line model singlewire working with the extraction tool.  LNA2 had minor 
changes with respect to design kits using the default ‘RLCK’ extraction because it does 
not use the transmission line model singlewire in its layout.  The latest design kit results 
for LNA1 are the closest to the measured data, but there are still significant differences. 
Table  0.3: Simulation result comparison between design kits including the beta 
adjustment for LNA1 
LNA1 Beta Adjusted Peak Gain  Lowest NF Best Input Match (On) Best Output Match 
V1.0.3.0HP Input1 15.6dB@18.25GHz 3.2dB@17.5GHz -23dB@15.8GHz -14.2dB@18.4GHz 
V1.0.6.1HP Input1 15.4dB@18.25GHz 3.2dB@17.3GHz -22.7dB@15.8GHz -14.0dB@18.58GHz 
V1.1.0.0HP Input1 12.8dB@19.2GHz 4.2dB@15.8GHz -30.3dB@15.4GHz -13.8dB@19.7GHz 
Measured Input1 Data 10.43dB@18GHz 5dB@19.56GHz -19.47dB@19.5GHz -7.05dB@18.1GHz 
 
 
The HBT model was considered, but adjusting the parameters that would cause 
the gain to decrease and noise figure to increase showed that the input return loss would 
decrease in magnitude and not increase in frequency.  The lead modeler for the transistor 
 [16] insisted that the model’s frequency performance is guaranteed to be tied to its DC 
beta3.  Besides beta, the remaining parameters for the transistor such as junction 
capacitances and base, collector and emitter resistance were well within bounds so beta 
                                                 
3 It is suggested that for future designs that space is made on the wafer to place a transistor of the same size 
used in the design with AC probe pads to allow frequency testing. 
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 alone does not adequately explain the discrepancies between the simulated and measured 
data.  It was found from conversations with the Assura design team  [18] and the kit 
design team  [19] that improvements were made to the extraction deck and the 
transmission line model singlewire, which will be noticed when using the extraction tool 
with all the options available to it.  Describing these options and changes are best done by 
using them to reanalyze the designs as discussed in following sections. 
5.2 Input Transmission Line Loss 
The original setup of the extraction tool extracted DC resistance of the wire but 
not skin effect.  In this section we estimate the skin effect will have on the modeling.  The 
total line length for each input of LNA1 is 886um and the total line length for LNA2 is 
1.75mm for Input1 and 1.68mm for Input2.  This is the main difference between LNA1 
and LNA2. 
Assuming that the transmission line loss is dominated by the conductor and not 
the substrate, the loss for a microstrip can be approximated using equations 5.1 and 5.2 
 [17]. 
αc = Rs/(Zo·W) (Np/m)  (5.1) 
Rs = √[ω·µo/(2·σ)]     (5.2) 
Where αc is the attenuation constant of the conductor and Rs is the surface 
resistance of the metal which the signal propagates including the skin effect.  The metal 
for these transmission lines is aluminum, which has a conductivity of σ = 3.816*10^7 
S/m, so the surface resistance is 0.0443 Ω.  The transmission line width is W=10um and 
the characteristic impedance is Zo = 50 Ω.  Substituting these parameters into equation 
5.1 equates to an attenuation constant of 88.671Np/m or 770.55dB/m.  770.6dB/m means 
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 that the expected added loss due to skin effect will be 0.683dB for LNA1 and 1.349dB 
for Input#1 of LNA2 and 1.297dB for Input#2 of LNA2.  The skin effect is large enough 
to require consideration and the difference between the two designs correlates with the 
measurement difference of 0.5dB, but this does not explain the large discrepancy between 
the measured data presented in chapter 4 and the simulated data presented in chapter 3.  
The measured gain of LNA2 is closer to that simulated for LNA2 than the measured gain 
of LNA1 is to that simulated for LNA1.     
5.2.1 Improved Transmission Line Extraction 
 
LNA2 was the first design analyzed because its extraction data is closer to the 
measurements and therefore thought to be more accurate.  Phone conversations took 
place with the leading support member of the Cadence Assura design team to discuss the 
results  [18].  It was found that the extracted RLCK options ‘PEEC,’ ‘LADDER’ and 
substrate extraction (as discussed in Appendix A) should be used together at these 
frequencies.  Computers capable of simulating large areas of the layout (See figure A.2) 
with these three options engaged simultaneously became available since the original 
simulations that were done in Chapter 3.  However, the computer still had issues 
extracting areas larger than shown in figure A.2 due to memory limitations 
These options were applied to the latest design kit V1.1.0.0HP with the 
appropriate beta and re-simulated.  The effect this had on the gain, noise figure and 
matching can be compared in table  5.4.  The simulation results using the using the loop 
method for inductance is given as ‘V1.1.0.0HP’.  This method captures gain and 
matching differences between the two inputs.  Adding the PEEC and LADDER options 
for extractions produces simulation results given as ‘PEEC+LADDER Option’ in the 
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 same table.  Using the ‘PEEC+LADDER’ option could only be performed on 80% of the 
transmission lines due to computer limitations, so the areas not extracted had the parasitic 
elements added manually.  These elements were determined by opening the netlist 
generated from the extraction tool and analyzing the values were given for the extracted 
portion of the transmission lines.  Table  5.4 shows that extracting ground inductance and 
the skin effect decreased the gain by more than 3dB and increase the noise figure by 
1.3dB for Input1 and 1.9dB for Input2.  The input and output return loss also better 
correlates with the measured data.  However, there are still differences between the 
simulated results and measured data, particularly the frequency, which results from 
discrepancies between the modeled inductance and actual inductance of the inductors 
used for matching.  This is explained next. 
Table  0.4: Comparing ‘RLCK’ to ‘PEEC+LADDER’ extraction simulations for LNA2 
LNA2 Beta Adjusted Peak Gain  Lowest NF Best Input Match  Best Output Match 
V1.1.0.0HP Simulated 
(Input1 active) 13.6dB@17.3GHz 3.3dB@16.6GHz -20.2dB@15.7GHz -12.0dB@17.9GHz 
PEEC+LADDER Options 
(Input1 active) 11.0dB@16.3GHz 4.6dB@17.1GHz -12.2dB@16.1GHz -14.9dB@16.2GHz 
Measured Input1 Data 10.0dB@16.9GHz 5.1dB@19GHz -12.75@18.7GHz -11.18dB@15GHz 
          
V1.1.0.0HP Simulated 
(Input2 active) 15.0dB@16.45GHz 3.0dB@16.5GHz -10.7dB@14.2GHz -12.7dB@17.9GHz 
PEEC+LADDER Options 
(Input2 active) 11.5dB@16.3GHz 4.7dB@17.4GHz -13.5dB@16.15GHz -16.8dB@16.2GHz 
Measured Input2 Data 9.4dB@16.6GHz 5.2dB@19GHz -14.45dB@18.35GHz -16.1dB@14.94GHz 
 
5.2.2   Matching Inductors Analyzed 
 
The Smith chart in figure  5.1 shows the measured input/output reflection 
coefficients and provides the best representation of what is going on with the input/output 
matching.  There is an obvious mismatch between the two input ports.  The last 
extraction captures this mismatch because of the improved models of the transmission 
line that couple between the input pads and the matching circuit.  But the transmission 
84 
 line inductors were not improved because the extraction tool ignores them since they 
have models in the design kit.  The question was whether the actual inductance was 
different from the model.  It was thought that this could be proven since all input 
matching inductors where similar in value and layout.  The output matching inductors for 
both design where also done in similar manner except the inductor in LNA2 had more 
M1 metal for the current return.  By manually adjusting both input matching inductors 
from 410pH to 315pH for a 23% decrease, and adjusting the matching capacitors from 
184.6fF to 188fF for a 1.8% increase resulted in a better input match with the measured 
data as be seen in table  5.5 under LC Adjustments.  This table also shows the result of the 
output match for when the given input is active after increasing the output matching 
inductor by 22% from 389pH to 473pH and its matching capacitor increased 7.6% from 
198.6fF to 213.7fF.  The best simulated output return loss is -12.5dB at 15GHz for when 
Input1 is active and -16.0dB at 15GHz for when Input2 is active. 
Table  0.5: Comparing ‘RLCK’, ‘PEEC+LADDER’ and post LC adjustments for LNA2 
LNA2 Beta Adjusted Peak Gain  Lowest NF Best Input Match Best Output Match 
V1.1.0.0HP Simulated 
(Input1 active) 13.6dB@17.3GHz 3.3dB@16.6GHz -20.2dB@15.7GHz -12.0dB@17.9GHz 
PEEC+LADDER Options 
(Input1 active) 11.0dB@16.3GHz 4.6dB@17.1GHz -12.2dB@16.1GHz -14.9dB@16.2GHz 
LC Adjustment (Input1 
active) 10.5dB@16.9GHz 4.8dB@19.1GHz -12.2dB@18.7GHz -12.5dB@15GHz 
Measured Input1 Data 10.0dB@16.9GHz 5.1dB@19GHz -12.75@18.7GHz -11.18dB@15GHz 
          
V1.1.0.0HP Simulated 
(Input2 active) 15.0dB@16.45GHz 3.0dB@16.5GHz -10.7dB@14.2GHz -12.7dB@17.9GHz 
PEEC+LADDER Options 
(Input2 active) 11.5dB@16.3GHz 4.7dB@17.4GHz -13.5dB@16.15GHz -16.8dB@16.2GHz 
LC Adjustment (Input2 
active) 10.4dB@16.6GHz 4.9dB@19.2GHz -13.1dB@18.5GHz -16.0@15GHz 
Measured Input2 Data 9.4dB@16.6GHz 5.2dB@19GHz -14.45dB@18.35GHz -16.1dB@14.94GHz 
 
Moving the resonance of the matching circuits for these ports affected the gain by 
decreasing it as given in the table.  The gain for Input#1 decreased 0.5dB to 10.5dB and 
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 shifted up in frequency to 16.9GHz.  This gain is within 0.5dB of the measured gain for 
this port and peaking at the same frequency.  The gain for Input#2 decreased 1.1dB to 
10.4dB and shifted up in frequency to 16.6GHz.  This gain is within 1dB of the measured 
gain for this port and peaking at the same frequency.  The lowest noise figure changed 
less than 0.2dB in magnitude but did shift up in frequency from 18.5GHz to 19GHz.  
This is primarily due to the input matching shifting upward in frequency.  The 1dB 
difference between simulated and measured noise figure and the higher simulated gain 
could be explained by the portion of the transmission lines that were extracted. 
The simulated data is not identical to the measured data but it does follow the 
trend more closely than the simulated results in Chapter 3.  It is expected that the matches 
would be closer to the measured data if full extractions could be done on the transmission 
lines.  These results indicate that the MIM capacitor models are accurate but the inductor 
models rfline do not appear to capture all the parasitic components.  Both input and 
output matching inductors are DC blocked using five 1pF MIM capacitors in parallel, and 
we considered the possibility that this contributes to model error.  However, the inputs’ 
matching inductors are ‘shorter’ than modeled and the output matching inductor is 
‘longer’ than modeled, so the blocking capacitors are unlikely to be a cause.  It will be 
shown later that the LNA1 simulations require the same adjustments in the inductors.   
Plots showing input match and output match are shown in figures  5.2 and  5.3 
respectfully.  These plots compare extraction results and the results after adjusting the 
matching inductors for each input when active.  The gain plot in figure  5.4 shows the gain 
for Input2 before and after adjusting the inductors.  These plots can be compared to the 
measured results given in Chapter 4. 
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Figure  0.1: Smith chart plotting the two measured inputs and output match for LNA2. 
S(1,1), marked by M8, is the match for Input#1 when active.  S(6,6), marked by M10, is 
the match for Input#2 when active.  S(3,3) is the output match, marked by M11, when 
Input#1 is active and S(7,7) is the output match, marked by M12, when Input#2 is active. 
 
 
 
Figure  0.2: LNA2 simulated input return loss for Input#1 and Input#2 when active.  ‘S11 
dB20_In1 On peecclad_sub’ is Input1 after extraction before matching adjustment. ‘S11 
dB20_In2 On peecclad_sub’ is Input2 after extraction before matching adjustment.  ‘S11 
dB20_In1 On LC adjusted’ is Input1 after extraction and after matching adjustment.  
‘S11 dB20_In2 On LC adjusted’ is Input2 after extraction and after matching adjustment. 
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Figure  0.3: LNA2 simulated output return loss for Input#1 and Input#2 when active.  
‘S22 dB20_In1 On peecclad_sub’ is Input1 after extraction before matching adjustment. 
‘S22 dB20_In2 On peecclad_sub’ is Input2 after extraction before matching adjustment.  
‘S22 dB20_In1 On LC adjusted’ is Input1 after extraction and after matching adjustment.  
‘S22 dB20_In2 On LC adjusted’ is Input2 after extraction and after matching adjustment. 
 
Figure  0.4: LNA2 simulated gain for Input2.  ‘S21 dB20_peeclad_sub’ is Input2 gain 
after extraction but before input and output matching adjustment.  ‘S21 dB20_LC adj’ is 
Input2 gain after extraction and input and output matching adjustment. 
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 5.3 LNA1 Extraction Revisited 
 
Using all the extraction options for the LNA2 layout and adjusting the matching 
inductors accurately captured noise figure, the matching and the gain to within 1dB. The 
inductors primarily affected the frequency at which the best return loss occurred.  It was 
expected that most of the simulated matching error for LNA1 would be due to the 
inductors as well.  Simulations using the standard ‘RLCK’ extractions were done using 
the latest design kit and setting beta to 287.  The results are shown in table  5.6 as 
‘V1.1.0.0HP’.    Repeating the simulations using the added PEEC and LADDER options 
resulted in those shown as ‘PEEC+LADDER Options’.  Having these options engaged 
reduced the gain 2.0dB.  1.8dB of this reduction was captured by the option PEEC alone, 
not the skin effect option LADDER because most of the skin effect loss occurred in the 
singlewire model, which was already included in the first simulation.   
Table  0.6: Comparing ‘RLCK’ and ‘PEEC+LADDER’ extraction simulations for LNA1 
LNA1 Beta Adjusted Peak Gain  Lowest NF Best Input Match  Best Output Match 
V1.1.0.0HP Simulated 
(Input1) 12.8dB@19.2GHz 4.2dB@15.8GHz -30.3dB@15.4GHz -13.8dB@19.7GHz 
PEEC+LADDER Options 
(Input1) 10.8dB@18.1GHz 4.4dB@17.3GHz -16.9dB@15.8GHz -8.1dB@18.6GHz 
Measured Input1 Data 10.43dB@18GHz 5dB@19.56GHz -19.47dB@19.5GHz -7.05dB@18.1GHz 
          
V1.1.0.0HP Simulated 
(Input2) 13.6@19.2GHz 4.2dB@16.6GHz -38.5dB@16.0GHz -13.8dB@19.7GHz 
PEEC+LADDER Options 
(Input2) 10.3dB@18.0GHz 4.4dB@16.8GHz -17.8dB@15.9GHz -8.6dB@18.7GHz 
Measured Input2 Data 9.83dB@18GHz 5.4dB@19.6GHz -21.96dB@18.6GHz -7.22sB@18.1GHz 
 
The latest design kit improves the singlewire model by including an extraction of 
the ground returns.   Figure  5.5 shows a key point in the layout where this becomes 
critical for accurate simulations.  Each layout component in the design kit has a boundary 
defining it called a pcell.  Current returns from the ends of the inductors via ground metal 
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 that includes “ground returns” 1 and 2.  These ground returns connect directly to the 
ground of the model singlewire and cause deviations from the ideal model.  The original 
extraction deck treated the ground contained within the singlewire pcell boundary as ideal 
because of where the boundary was drawn (see figure  5.5).  This ideal ground did not 
cause any discrepancies when using the standard ‘RLCK’ option in Assura because this 
option treats all ground as ideal.  The latest kit shrank the boundary of the pcell so that 
the outside ground could be extracted properly.  The effect this had can be seen when 
comparing the peak gain using PEEC mode in the original design kit to that of this design 
kit.  The peak gain for Input1 from the original PEEC extraction shown in figure  3.26 is 
16dB.  Taking the beta into account reduces this gain to 13.6dB.  Using the latest design 
kit reduces the gain to 10.8dB.  Further improvement can be made to the singlewire 
ground to allow PEEC to perform a better extraction by adding ground strips orthogonal 
to the pcell ground strips, which currents run parallel to the transmission line wire.  The 
ground strips of the pcell can be seen in figure  5.5 as vertical lines (see Chapter 3 for 
further details).   
Improvement was also made to the extraction deck to prevent double counting of 
parasitic elements.  Double counting occurs when the extraction tool calculates parasitic 
elements twice for overlapping polygons on the same metal layer.   
The extraction and model improvements capture a large portion of the gain and 
noise figure discrepancy when compared to the measured results, but the matching, 
particularly the input matching, requires further analysis.  The input matching 
discrepancy also affects the frequency of where the minimal noise figure occurs.  As was 
shown for LNA2, the LNA1 discrepancies are related to the inductors used for matching. 
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Ground in orange 
Matching Inductor Degenerate Inductor
‘Singlewire’ 
pcell boundary 
Q2 
26.5um 
Bias for FET Qin1 
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boundary 
Ground return 1 
Ground return 2
Transmission line 
in blue 
Figure  0.5: LNA1, Input1 magnified to show the degenerate and matching inductor 
ground return connections around the common emitter. 
 
5.3.1 Matching Inductors Analyzed 
 
Adjusting the matching components for this extraction to match the measured 
data required adjustments similar to those that were done for LNA2.  The Smith chart in 
figure  5.6 shows the two inputs and output measured impedances.  The close symmetry 
of the two input matches and the output match for both switching states indicate that both 
transmission paths are nearly identical.  This is because the transmission line singlewire 
from Q2 to Q1 and Q3 to Q1 are equal thus having equal phase shift and impedance 
between two inputs to Q1.  The question is whether the adjustment required for the 
extracted matching circuitry to match the measured data is similar to that which was seen 
for LNA2. 
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Figure  0.6: Smith chart plotting the two measured inputs and output match for LNA1.  
S(1,1), marked by M8, is the match for Input#1 when active and S(5,5) is the match when 
Input#1 is inactive, S(6,6), marked by M9, is the match for Input#2 when active and 
S(2,2) is the match for Input#2 when inactive, S(3,3) is the output match when Input#1 is 
active and S(7,7) is the output match when Input#2 is active. 
 
The inductance of the matching inductor for Input#1 had to be decreased 26.1% to 
325pH, and the capacitor had to be increased 8% to 180fF in order for the simulated input 
return loss to match the measured data.  Likewise for Input#2, the inductance was 
decreased 23.2% to 338pH and the capacitance increased 9.1% to 182.2fF.    The 
required change in the inductance is similar to LNA2.  This was expected since the 
inductors’ return paths are similar in that they were placed less than 50um away from the 
inductor (see figure  5.5).  The inductor for Input#1 required 2.8% more decrease than 
Input#2 because of the extra ground paths available to it.     
The adjustments required to the output matching components so the simulated 
output return loss equaled the measured return loss was similar to those that were done 
for LNA2.  The matching inductor had to be increased by 14.1% to 671.8pH and the 
capacitance increased by 3.1% to 59.0fF.  The inductance increase is 25% greater than 
that required for LNA2 because it was laid out with less low resistive current return path.  
The capacitance had to be increased 3.1% instead of 8% compared to LNA2.  A closer 
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 view of the layout section for the output is shown in figure  5.7.  The distance from the 
inductor to the nearest current return path is 75um meeting the 50um distance 
requirement.  This distance is less than the 95um distance for the output matching 
inductor in LNA2.  The measured results for both layouts indicate that the model 
underestimated the inductor’s effective length, with LNA2 having greater error than 
LNA1.  
 
Q3 
MIM 
Caps 
 
Ground on M1
Transmission 
Line Inductor 75um 
Figure  0.7: LNA1, output magnified to show the matching inductor and MIM capacitors 
connecting the common base stage to the transmission line leading to the output pads (not 
shown).  The transmission lines connect the two inputs common emitter stage has been 
removed. 
 
 The inductors for both designs caused the largest error in simulation.  It was 
questioned if the excessive ground returns for the input matching inductors leading to 
their decrease in effective length could be captured by extraction.  All matching inductors 
in the layout had their pcell identity removed so the extraction tool would not associate 
the metal line to the model rfline. This allowed the extraction tool to extract self and 
mutual inductances of the line to determine the equivalent inductance.  A study of the 
input and output matching inductor for this design is provided in Appendix A: Assura 
and Momentum Compared.  After extraction, the simulation was redone and the results 
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 tabulated in table  5.7 as ‘Flatten rfline and C Adjustment.’  The capacitors were left at 
their modified values.  Very good correlation exists between this simulation and the 
measured data with a gain error of 1dB and less than 1dB difference in noise figure.  The 
matching correlation is better for Input1 than Input2 but the Input2 results are still closely 
matched.  The frequency responses of these key simulations are plotted in Figure  5.8, so 
comparisons can be made between these simulations to the measured results in Chapter 4 
and the original extraction results in Chapter 3 and Appendix C.  The return loss is not as 
exact to the measured results when compared to manually adjusting the inductors’ values, 
but it better represents the inductance of the inductor than the original model rfline (see 
Appendix A: Assura and Momentum Compared).  The effect that the Q of the matching 
inductors, determined in Appendix A: Assura and Momentum Compared, can be seen in 
the return loss plots.  The output return loss has a much broader match because of its 
matching inductor Q of 8.1 when compared to the Q of 12 for the inductor used for input 
match.  The maximum available gain and the minimal noise figure are also included in 
the figure.  These values were determined using the nominal beta.  Simulation indicates 
that the maximum available gain is 14.7dB and the minimal noise figure is 3.6dB, 
indicating that noise figure goal is possible but the gain will fall short of the 15dB goal.  
This is the same case for LNA2 having a maximum available gain of 14.4dB and minimal 
noise figure of 3.8dB. 
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 Table  0.7: Comparing ‘RLCK’, ‘PEEC+LADDER’ and post LC adjustments for LNA1 
LNA1 Beta Adjusted Peak Gain  Lowest NF Best Input Match Best Output Match 
V1.1.0.0HP Simulated 
(Input1) 12.8dB@19.2GHz 4.2dB@15.8GHz -30.3dB@15.4GHz -13.8dB@19.7GHz 
PEEC+LADDER Options 
(Input1) 10.8dB@18.1GHz 4.4dB@17.3GHz -16.9dB@15.8GHz -8.1dB@18.6GHz 
Flatten rfline and C 
Adjustment (Input1) 11.2dB@18.0GHz 4.5dB@19.7GHz -19.3dB@19.3GHz -7.1dB@18.1GHz 
Measured Input1 Data 10.4dB@18GHz 5dB@19.56GHz -19.47dB@19.5GHz -7.05dB@18.1GHz 
          
V1.1.0.0HP Simulated 
(Input2) 13.6@19.2GHz 4.2dB@16.6GHz -38.5dB@16.0GHz -13.8dB@19.7GHz 
PEEC+LADDER Options 
(Input2) 10.3dB@18.0GHz 4.4dB@16.8GHz -17.8dB@15.9GHz -8.6dB@18.7GHz 
Flatten rfline and C 
Adjustment (Input2) 10.8dB@17.9GHz 4.7dB@19.6GHz -22.5ddB@18.6GHz -7.6dB@18.0GHz 
Measured Input2 Data 9.8dB@18GHz 5.4dB@19.56GHz -21.96dB@18.6GHz -7.2dB@18.1GHz 
 
 
Figure  0.8: LNA1, Input2 simulations using the latest design kit and extraction deck.  
rfline uses the inductor model in the design kit.  ‘flatten rfline’ had the inductors 
extracted before simulation. 
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 5.4 LNA1 and LNA2 Extraction Comparison 
 
It has been shown that it is required to use all of the options available within the 
Assura tool, as described in Appendix A, to get an accurate netlist of the parasitic 
components at this frequency of operation.  Use of these options is constrained by the 
computational resources needed to extract and simulate the given area of the layout.  It is 
possible to divide the layout into sections to extract and analyze a section at a time and 
then combine them.   
The models available in the design kit allow faster extraction and simulation 
times, but care is required in the layout of these models.  Table  5.8 provides easy 
comparison between the two layouts’ matching components and the changes required to 
approximate the measured data.  All input matching inductors in both designs were 
approximately 24% less inductance than the model indicated.  The inductor model 
assumes all ground return current to be in the substrate.  The model guide states that all 
substrate contacts to be at least 50um away from the rfline, but 80um is suggested.  This 
was done, but it is shown in Appendix A that the return ground on layer M1 at 26.5um 
away from the inductor metal conducted enough of the ground return to cause significant 
variations from the ideal model.  The output matching inductors for both designs abided 
by the rules and have the return ground metal further than 80um away from the inductor, 
so the model should have been accurate, but here the model underestimated the 
inductance.  The same study in Appendix A done for the input matching inductors was 
done for the output matching inductor layout used in LNA1.  The results shows that the 
further away the metal for the return current is from the inductor metal, the higher the 
actual inductance and resistance when compared to the model.  The results were found by 
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 removing the pcell identity of the output matching inductors and extracting the layout 
using the proper setup in the Assura tool as explained in Appendix A.  This was 
compared to the Momentum results.  Both tools captured the inductance within 
reasonable accuracy for LNA1.  Conversations with the IBM research center  [20], who 
are using the 8HP design kit for 60GHz applications, indicated that they had issues 
predicting the inductance due to it’s relying on a variable substrate resistance for the 
return currents.  Their suggestion is to use the singlewire or a coplanar waveguide for 
inductors so there is a better define path for the return currents.  The drawback of this 
would be a longer line length would be required.  Another option would be to include the 
return current metal in the pcell where the user defines which metal layout to use. 
The transmission line model singlewire appears accurate in the latest design kit, 
but comparing the latest design kit extraction results to the original show that the original 
extraction techniques indicated no modeling of the parasitic interactions between the 
model, the connecting return ground and any nearby metals.  This is evident by 
comparing the adjustments needed on the matching elements to align the measured 
results to the simulation results of the two design kits for LNA1.  Table  5.8 list the value 
of the matching components for LNA1 and LNA2 for both design kits for comparison.  
The required adjustment for the input matching capacitors for LNA1 required less than 
10% adjustment in the latest design kit compared to >45% for the original design kit. 
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 Table  0.8: Comparing the value of matching components required for matching LNA1 
and LNA2.  ‘RLCK’ is the original values determined from the extraction using the 
standard ‘RLCK’ method.  PEEC(1) is the values required to match measured data after 
extracting using the original design kit.  PEEC(2) is the values required to match 
measured data after extracting using the latest design kit. 
LNA1 Matching Component ‘RLCK’ PEEC(1) % Change PEEC(2) % Change 
Input1 Inductor (pH) 440 313 -28.86 325 -26.1 
Input1 Capacitor (fF) 140 212 51.43 180 8.0 
Input2 Inductor (pH) 440 331 -24.77 338 -23.2 
Input2 Capacitor (fF) 140 206 47.14 182.2 9.1 
Output Inductor (pH) 589 672 14.09 672 14.0 
Output Capacitor (fF) 57.24 53 -7.41 59 3.1 
          
LNA2 Matching Component ‘RLCK’ PEEC(1) % Change PEEC(2) % Change 
Input1 Inductor (pH) 410 301 -26.37 315 -23.17 
Input1 Capacitor (fF) 187.9 188 2.1 188 1.84 
Input2 Inductor (pH) 410 301 -26.37 315 -23.17 
Input2 Capacitor (fF) 187.9 188 2.1 188 1.84 
Output Inductor (pH) 389 477.7 22.80 473 21.59 
Output Capacitor (fF) 198.65 214.7 8.1 213.75 7.60 
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 CHAPTER 6  
CONCLUSIONS AND FUTURE WORK 
6.1 Contributions 
This work shows that it is possible to eliminate the traditional switch while 
keeping the capability to switch between multiple ports in the required amount of time, 
maintain isolation, and have both inputs track each other over temperature and supply 
voltage variations.  In addition, these designs used SiGe BiCMOS technology instead of 
GaAs, which is 3 times cheaper to fabricate than GaAs for similar HBT performance 
 [21].  Having the control circuit and merging the switching capability on the same layout 
produced a die that is 2.98 times smaller than the traditional method equating to a total 
savings multiplier of 8.94.   
It did not meet the required gain and noise figure parameters due to low beta from 
the process and higher than expected transmission line loss and shift in matching 
resonance.  The latter occurred because the extraction tool setup oversimplified the 
extraction of the self and mutual inductance of the ground and nearby metals, and the 
model for the inductor is too sensitive to the ground return path through the substrate.   
Table  6.1 list the parameter goals and compares the two designs presented here to 
the traditional method of using a switch plus an LNA for the front end of the radiometer 
presented in Chapter 2.  The goal numbers not met are in red.  The presented designs 
consumes an order of magnitude less power than the traditional method and close to 50% 
less die area.  Another advantage is that this design requires only positive 2.25VDC and 
1.5VDC voltage supplies compared to the 3.5VDC and -1.0VDC supply required by the 
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 GaAs LNA.  Switching the ports of this design requires one 0/1.5V control line compared 
to the switch requiring two lines supplying either 0VDC or -5.0VDC.  The conventional 
switch and LNA has a 4dB higher input P1db and a factor of eight faster switching times, 
greatly exceeding any radiometer requirements.  The gain and noise figure are two 
important parameters where the conventional current switch and LNA performs better 
than the designs presented in this thesis. 
Table  0.1: Parameter list to compare LNA1 and LNA2 to the traditional Switch+LNA 
design approach. 
Parameter Goal Switch+LNA LNA1 LNA2 
Frequency Band 18.7GHz-19.3GHz 18.7GHz-19.3GHz 17.7GHz-18.3GHz 16.3GHz-16.9GHz 
Total Noise Figure <4.15dB 4.15dB 
5.5dB(In#1) 
5.2dB(In#2) 
5.1dB(In#1) 
5.2dB(In#2) 
Gain >15dB 15.5dB 
10.4dB(In#1) 
9.8dB(In#2) 
10.0dB(In#1) 
9.4dB(In#2) 
Gain Flatness (In Band) <0.5dB 0.1dB 0.1dB 0.23dB 
∆Gain vs. Temperature <|0.1dB|/˚C Not Available -0.002dB/˚C Not Measured 
Input P1dB >-40dBm -9.4dBm -14.7dBm -13.0dBm 
Return loss on all ports <-12dB 
-8.5dB (input of 
LNA) 
-10.1dB (in)* 
 -13.2dB(out)* 
-12.8dB (in) 
 -11.18dB (out) 
Isolation: 'Off' input to 
output >35dB 35dB 34dB 45dB 
Isolation: 'Off' input to 
'On' input >35dB 43dB 47dB 45dB 
Switching times <5us 6ns 48ns  48ns  
Power Consumption <60mA@3.5VDC 
60mA to 
100mA@3.5VDC 8.8mA@2.25V 8.8mA@2.25V 
  210mW 210mW to 350mW 19.8mW 19.8mW 
Die Size Smallest possible 
(3.37 x 
1.83)=6.17mm^2 
(1.83 x 
1.13)=2.07mm^2 
(1.71 x 
1.2)=2.05mm^2 
# of supplies and control 
lines NA 4 3 3 
* Includes wirebond model. 
 
It is highly questionable if the gain could achieve the required 15dB after the 
updated models and extraction deck with the proper setup, which better correlate with the 
measured data, indicate that the maximum available gain is 14.7dB.  This gain is 
achievable if the process achieves the nominal beta of 600.  Input#1 measured gain of 
LNA1 would have improved to 12.8dB if process met the specified beta.  Adding the 
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 wirebonds would have improved it by 0.5dB giving a total gain of 13.3dB.  Looking at 
LNA2, the measured gain would have been improved to approximately 12.4dB if process 
met the specified beta.  Proper matching, mostly of the output, would have moved the 
peak gain from 16.9GHz to 19GHz and increased it to 13.03dB.  The two designs fall 
short by about 2dB.  
 Increasing current would increase the gain but also the noise figure, which is 
already high.  Using different size transistors do not provide any advantages in gain 
versus noise figure looking at figures  3.9 and  3.10.  These figures show that setting a 
collector current for a given size transistor will provide ‘X’ amount of maximum gain and 
‘Y’ amount of minimum noise figure; Using a different size transistor with a collector 
current to provide ‘X’ amount of maximum gain will also provide the same minimum 
noise figure.  
 The measured noise figure result is 5.2dB, which is 1dB over the limit.  Noise 
figure failed primarily because of line loss and added noise from coupling from the 
substrate and return ground between the input stage, including the matching circuitry, to 
the common base stage, not due to the low beta or the shift in the matching circuitry.   
The minimum noise figure at 19GHz for this transistor is 1.3dB for both the 
common emitter and common base configuration.  Lowering the beta to 287 slightly 
increases minimum noise figure increases to 1.4dB.  The high gain of the first stage nulls 
the noise contribution of the second stage. 
The frequency shift in the matching circuitries did increase the minimum noise 
figure by 0.2dB for both designs, but it had little effect on the expected noise figure at 
19Ghz.  The shift in resonance of the input matching circuitry in both designs to a higher 
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 frequency moved the minimal noise figure from the low 17GHz range to the 19GHz 
range, so instead of expecting 4.8dB (using the PEEC extraction) on the high end of the 
noise figure bell curve, the measurement took place at the minimum noise figure where 
the PEEC extraction indicated 4.7dB at 19GHz.   
The majority of the noise lies in the line loss, which was captured after 
improvement in the singlewire model and using the proper extraction technique that 
creates the equivalent circuits for the hand drawn metals.   This is evident by comparing 
the tables in Chapter 5 where the improved singlewire model in the V1.1.0.0HP kit 
captured an additional 1.0dB of noise figure for LNA1 increasing it from 3.2dB to 4.2dB.  
Adding the PEEC option to capture the input circuitry for this design added an additional 
0.2dB.  LNA2 didn’t use the singlewire model so its noise figure of 3.2dB did not change 
when the models were upgraded to the newer version.  Instead the modeling of it’s 
interconnect lines rely entirely on the proper setup of the extraction tool.  Engaging the 
PEEC option captured an additional 1.4dB of noise figure for LNA2 increasing it from 
3.2dB to 4.4dB.   
Chapter 5 proved that the latest design kit transmission lines allow the extraction 
tool to capture return ground interactions.  Chapter 5 also proved that the inductor model 
rfline is very sensitive to how the metal is laid out for the current return even if placed 
further than the 50um specified in the design manual.  Overall this chapter showed that 
the simulations will closely approximate the measured data by setting up the proper the 
extraction options.   
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 6.1.1 Future Work 
 
Future work would start with determining if the gain and noise figure 
requirements could be met by reanalyzing the interactions between the transistors, the 
matching circuitry and the transmission lines; primarily the ground layout around the 
input section from the I/O pad to the common emitter stage and the connection between 
Q1, Q2 and Q3.   The ground layout was done with the intention of maintaining isolation 
between the two inputs.  However, the lack of ground appears to be responsible for 
majority of the gain reduction and added noise figure.  This is proven by comparing 
LNA2 gain and noise figure RLCK extractions to the PEEC extractions.  The 2.6dB gain 
reduction and 1.3dB noise figure increase going from ‘ideal’ ground to the extracted 
ground shows the effect that the ground layout has on gain and noise figure.  The PEEC 
‘user regions’ for LNA1 consisted primarily of the input stages because the rest of the 
layout was modeled by design kit elements rfline and singlewire. This design’s noise 
figure increased only 0.2dB when comparing ‘RLCK’ to the ‘PEEC’ extraction.   
The maximum available gain and minimal noise figure indicates that the gain and 
the noise figure can not be compensated by different matching alone without changing 
the layout and or matching topology.  Another focus would be to see if reducing the 
length of the input lines is possible while maintaining the required 50um distance from 
the inductors, or use shorted coplanar waveguide or shielded microstrips instead of the 
inductors. 
The transmission line model singlewire greatly reduces the extraction and 
simulation time compared to a manually laid out a transmission line for reasons explained 
in Appendix A.  It also saves time in the design itself since it comes into the layout 
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 predefined by the user.  This model, shown to accurate in the latest design kit, will be 
preferred in the next design to decrease design time in revaluating the ground layout. 
Another possible option for this design is to use cheaper silicon FET technology 
instead of SiGe bipolar devices.  Several advancements in silicon FET technology have 
been achieved since the initial time of this study.  65nm technology is readily available 
and 45nm will be soon.  It is expected that 32nm technology will be available within the 
next two years.  All of these technologies also setup for analog applications as well 
offering similar passive components presented in this study along with additional 
inductor designs. 
This study focused on using the ‘switching cascode’ for the given radiometer 
application.  Another possible use would be for multiband applications such as cellular.  
Typical multiband phone designs have one LNA for each band tied to a common switch.  
Often the output of these LNA’s is tied to a common mixer because the mixers are 
broadband.  An LNA for each band is required because its input needs to have its noise 
figure with gain optimized for that frequency.  This methodology would allow 
eliminating the switch while still achieving optimal tuning for that input band.  Both high 
performance bipolar and FET transistors, having high output resistance and low reactance 
at these cellular frequencies, allows easier broadband matching for the output.  This 
design could also be expanded to allow more than two inputs.  The cellular frequencies 
being much lower than this study, will allow easier implementation in achieving multiple 
inputs, the required gain, noise figure, return losses and isolation.  Achieving the required 
switching speeds also will need to be studied.   A quick study was done for the 900MHz 
and 1800MHz bands as shown in Appendix F.  This study shows that 24dB of gain and 
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 1.45dB of noise figure can be achieved for the 900MHz band, and 22dB of gain and 
1.4dB of noise figure can be achieved for the 1.8GHz band.  All return losses are better 
than 10dB.  It is expected that better noise figure and return losses can be obtained with 
better matching analysis.  Worse case isolation still exceeds 70dB. 
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 APPENDIX A 
  ASSURA EXTRACTION 
 The Assura tool is the Design Rule Checking (DRC), Layout Versus Schematic 
(LVS) and parasitic extraction tool (RCX) supporting the IBM BiCMOS8HP design kit.  
This appendix focuses on the options within the RCX portion available to the user and 
how these options are applied to the two designs presented in this paper.  The last section 
does a study on the inductors used to match the LNA to compare the RCX results to that 
of the Agilent’s EM simulator Momentum. 
 
Setup 
The Assura extraction tool like many extraction tools require performing a layout 
versus schematic (LVS) run before extraction is performed so netlists of the layout can be 
compared to the schematic to ensure proper connections.  This netlist is used for the 
extraction tool to build parasitic components in the netlist as dictated by the extraction 
setup.  The setup possibilities for this tool consist of resistance only, capacitance only or 
both.  In addition, this tool allows the user to extract out self and mutual inductances.  
Resistance due to skin effect can also be taken into account.  The highest frequency of 
operation is required so the tool knows how small to make the divisions in metal length 
and coupling distance to determine accurate resistance, capacitance and inductance.  The 
minimum value extracted for these parasitic components are setup by the user or the 
default can be used.  So if the tool calculates a resistance or capacitance value that is 
smaller than specified in the GUI by the designer, it is ignored.  Thus the number of 
parasitic components generated from the layout increases with the user defined operating 
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 frequency, the lower the defined minimum value for the parasitic component, and the 
density and size of the chip.  This means a balance must be made between accuracy of the 
simulation and the capability of the computer.  Higher accuracy requires more memory 
and computation time. 
 The resistance and capacitance extraction (RC) works like most extraction tools in 
that it places a resistance (DC value) at each intersection or at locations in a polygon that 
exceeds a maximum specified fracture length.  Parasitic capacitors are placed at the same 
nodes to form an RC network.  The capacitors generated at these nodes must meet the 
minimum capacitance defined value and fit the selected ‘Cap Extract Mode’: Coupled, 
Decoupled or Decoupled to Substrate.  Coupled means capacitors are defined between 
the nets defined by the user.  Capacitance that exists between selected nets and non-
selected nets are defined by capacitance connecting to a common reference net, also 
defined by the user; usually ground.  Decoupled means all nets defined or not, are 
coupled to the defined common reference net.  Decoupled to Substrate means all nets are 
decoupled to the substrate ground specified to the area that the parasitic capacitor occurs 
in the design. 
 The inductance extraction is more complex in setup.  The user can select just to 
do ‘RLC’ extraction which is resistance, capacitance and self inductance extraction, or do 
‘RLCK’ extraction which is the same with the addition of mutual inductance.  Typically 
if inductance is a concern, then the full RLCK extraction is suggested.  There are three 
combinations the user can select when using RLC or RLCK extraction to determine self 
and mutual inductance of a net.  They are: Default, Partial Element Equivalent Circuit 
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 (PEEC) and LADDER.  All options divide nets in the layout at every 45 and 90 degree 
bend of metal to determine capacitance and dc resistance.   
Using the default option extracts inductance using a return-limited inductance 
method which output loop inductance values.  It assumes that all power and ground 
networks (defined by the user) have low impedance and are available for current return.  
It also assumes that the current return collapses around the signal wire.  These two 
assumptions means the net is bounded by the nearest ground or power net.  If two signal 
nets are next each other, then they may return on each other’s net.  These loop inductance 
values are called current-limited loop inductance.  No inductance values are assigned to, 
or between power or ground nets since they are already incorporated into the loop 
inductance of the signal lines.  This option keeps the number of inductor components low 
so it allows a large chip area to be extracted. 
The PEEC option does not make the assumption that the power and ground nets 
are ideal so they are treated the same as the signal nets.  It also looks at the highest 
frequency of operation specified so to determine how to divide the polygon shapes 
instead of only at bends.  This can generate a large number of inductor components.  
Because of this, the user must select what areas of the layout need to be considered for 
inductance extraction called user regions.  In addition, the user can name the specific nets 
within the user regions.  Different user regions can abut but not overlap.  Mutual 
inductances will be extracted for nets within a user region but not between nets in 
different user regions.  It is also important to the ‘Max fracture length’ to be less than 
infinite for inductance extraction.  
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 Adding the LADDER option takes into account skin effect and proximity effects.  
The latter is dependent on nearby conductors and the relative phase of current within the 
wires.  The skin effect is handled by generating as series inductor and resistor tied to a 
resistor in parallel with an inductor.  The resistor in parallel to the inductor acts as the 
skin effect resistance.  The inductors can be mutually coupled to nearby inductors to 
model the proximity effect.  The placement of these ladder networks occurs where the 
RLCK extraction determines where each inductor net is defined so it is suggested that it 
is used in conjunction with the PEEC option, which was not done for the prefabrication 
simulations in section 3.6.2.  The accuracy of these nets is rated from DC to 50GHz.   
The IBM 8HP design kit also has a substrate file that allows the user to use 
Substrate Extract option in Assura.  This option extracts parasitic resistance and 
capacitances within areas of the substrate defined by the user called bBoxes.  Typically 
areas containing the active microwave FETs are selected.  This option automatically 
selects the PEEC mode.  More information about this tool can be found in the Assura 
Physical Verification User Guide.  The substrate file for this technology is available only 
for internal use and specific customers.  Help by the lead IBM Assura extraction engineer 
was required to properly set it up  [18]. 
It is important to know that independent of what combination of options are 
chosen, components such as singlewire, MIM cap and rfline are already modeled so the 
extraction tool points to the model instead of ‘extracting’ it.  This can greatly reduces the 
extraction files size so therefore decrease simulation times substantially, but it could also 
miss critical coupling effects.  Accuracy of the models is always important.  A case in 
point of this is to compare the two layouts: LNA1 and LNA2.  Layout LNA1 shown in 
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 Figure A.1 shows the regions where PEEC and LADDER extractions were done.  Note 
that the singlewire and rfline components were not selected because they would not be 
extracted.  Larger areas of the return ground on layer M1 for the matching inductors were 
selected and extracted, but no differences were noticed in the simulations.  The numbers 
of parasitic components generated for the shown regions for the different methods of 
extractions are listed in Table A.1.  S-parameter simulation times are also compared in 
this table.  Extraction times are not included in the table but all but the last option was 
less than 5 minutes.  Adding the LADDER option added another 10 minutes for this 
layout. 
 
User Regions
Figure A.1:  LNA1 Layout Showing User Regions for PEEC extraction. 
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 Table A.1:  Parasitic Components Extracted and Simulation Times vs. Extractions 
Method for LNA1. 
Extraction Method Resistors Capacitors
Self 
Inductors 
Mutual 
Inductors 
15-22GHz S-
parm Sim Times 
RC 1079 1517 NA NA 10 seconds 
RLCK (Default) 1029 1671 173 994 15 seconds 
RLCK (PEEC) 10426 5959 539 18030 2 minutes 
RLCK (PEEC + Substrate) 10426 11625 539 18030 2.5 minutes 
RLCK (PEEC +Substrate + 
LADDER) 10731 11625 843 25680 4.5 minutes 
 
 LNA2 layout showing the User Regions is shown in Figure A.2.  Similar areas to 
LNA1 were selected along with a portion of the transmission line going to the output.  No 
singlewire transmission lines were used in this layout so it was important to try to capture 
inductance and skin effect of these lines.  A larger selection of the outgoing transmission 
line was tried but the amount of components generated was too much for a Linux 32 bit 
computer to simulate.  For the same reason, another extraction was performed on the 
transmission lines connecting the two common emitter transistors to the common base 
transistor (not outlined), so a rough calculation could be made to determine the phase 
shift and resistance connecting these transistors.   
 Table A.2 list the numbers of parasitic components generated for the shown 
regions per extraction method.  Simulation times are also included for comparing to 
LNA1.  It is evident that using the component singlewire reduces the number of parasitic 
components and simulation time substantially.  Extraction also takes longer when 
including all options.  The extraction time for LNA2 took less than 5 minutes for RC and 
RLCK-default option, 20 to 25 minutes for RLCK + PEEC  and RLCK+PEEC+Substrate 
respectfully and 4 hours when the LADDER option was included. 
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User Regions
Figure A.2: LNA2 Layout Showing User Regions for PEEC extraction. 
 
Table A.2: Parasitic Components Extracted and Simulation Times vs. Extraction Method 
for LNA2. 
Extraction Method Resistors Capacitors 
Self 
Inductors  
Mutual 
Inductors 15-22GHz Sim Times 
RC 1701 1912 NA NA 30 seconds 
RLCK (Default) 1548 2162 233 1797 1 minute 
RLCK (PEEC) 30313 8651 1327 126,380 35 minutes 
RLCK (PEEC + Substrate) 30313 11625 1327 126,380 40 minutes 
RLCK (PEEC +Substrate + 
LADDER) 31321 11625 2223 211,409 5.5 hours 
 
 Simulation times are important but the accuracy of these extractions is more 
important.  How the extraction methods compare to the EM simulator Momentum is 
discussed next. 
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 Assura and Momentum Compared 
 Analyzing the input match for designs LNA1 and LNA2 in Chapter 5 show that 
input matching inductors rfline effective length was shorter than modeled; 318pH vs. 
440pH for LNA1, and 315pH vs. 410pH for LNA2.  Likewise, analyzing the output 
match for these designs show that the output matching inductors effective length was 
longer than that modeled; 671.8pH vs. 589pH for LNA1 and 473pH vs. 389pH for 
LNA2.   
It was shown in section  3.5.1 that the ‘RLCK’ extraction of the inductor layout 
and that done in ADS agree.  After further study of how the Assura tool extracts 
inductance as provided in this appendix, the layout in ADS was revisited to better 
understand why it too over estimated the inductance used for matching the input.  It will 
be shown that the ground return on metal M1 in the layout had more effect than initially 
expected.  This was overlooked because of the close agreement that the two simulations 
had in section  3.5.1. 
A new study was done to see if these inductors could be accurately modeled if the 
current return path and the 5pF MIM capacitor were included in the ADS tool like that in 
the actual layout.  The first study was on the input matching inductor circuit of LNA1 
seen in Figure A.3.  The second study was on the output matching inductor circuit of 
LNA1 seen in Figure A.4.  The extraction setup for these layouts included the RLCK 
PEEC option encompassing the full layout and the maximum fractured length was set at 
20um.  It is important to include the substrate file for this extraction, particularly for the 
output matching inductors, which depend more on the substrate for the return current 
having their ground metal further away.  The extraction was then simulated using Spectre 
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 using an option to produce a touchstone format file so it could be imported into the 
Agilent ADS tool so comparisons could be made with the Momentum results. 
Momentum simulations were done by first copying these layouts, including the 
substrate, metal, vias and dielectric properties and then simulated.  The primary 
difference between the Spectre and Momentum simulations is the MIM capacitors had to 
be removed for Momentum because of lack of spacing information between the two 
metal plates of the MIM capacitor.  However, the top metal (AM) that connected all the 
MIM capacitors and the connections from the bottom plate to the ground metal was 
included.  This required using twelve ports in Momentum: Port 1 at the input of the 
inductor with its reference port connecting to the ground metal M1 underneath it, and one 
port along with its reference port placed at where each of the five 1pF MIM capacitors 
are connected.  This simulation produced a 6 port s-parameter file because the reference 
ports were combined with their associated port.  The 6 port s-parameter file that was 
brought into the schematic tool and simulated with a 50 Ohm port connected to port 1 and 
a 1pF capacitor connected to ports 2 through 6.  A simple 1pF capacitor representing the 
MIM capacitors was considered accurate enough after analyzing results in Chapter 4 
compared to the required matching adjustments in Chapter 5. 
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Five 1pF MIM Cap 
Inductor on AM
Ground on M1Input Port
Figure A.3:  LNA1 input matching inductor with five paralleled 1pF MIM capacitors to 
AC short the 19GHz to ground.  
 
 
Negative Feedback Circuit
Five 1pF MIM Cap 
Ground on M1
PortInductor on AM
Figure A.4: LNA1 output matching inductor five paralleled 1pF MIM capacitors to AC 
short the 19GHz to ground. 
 
 The results from these simulations produced a one port S11 file.  A Smith chart 
comparing the Assura and Momentum results for the input matching inductor are shown 
on the left in Figure A.5.  The results for the output matching inductor are shown on the 
right side in this figure.  Comparison shows that the two methods are within 1% 
agreement of each other for the input and output matching circuits.  The input matching 
inductor having a reactance of 38 Ohms at 19GHz equates to 318pH.  318pH is within 
3% of the 325pH value determined iteratively.  The Q of this circuit is 11.9, about 2.6 
times less than the inductor model predicts.  This result shows that having the return 
ground metal closer than 50um away from the inductor metal will decrease the effective 
length compared to the model. 
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  The output matching inductor having a reactance of 80.5 Ohms at 19GHz equates 
to 674.6 pH.  674.6pH is less than 1% difference of the 671.8pH value determined 
iteratively.  The Q of this circuit is approximately 8.1, about 2.3 times less than the 
inductor model predicts.  The Q is degraded slightly by the use of the more accurate MIM 
capacitor model.  This result shows that having the ground metal at 75um away has the 
opposite effect on the effective length.  This study along with the one done in  3.5.1 shows 
that the rfline model is most accurate when the return ground metal surrounds the 
inductor metal at a distance of 50 to 60um.  This dependency indicates that the rfline 
pcell should include the return ground metal to improve its accuracy. 
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impedance = 3.235 + j39.134
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freq (19.00GHz to 19.00GHz)
S
(2
,2
)
m3
S
(4
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freq=
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impedance = 9.873 + j80.500
19.00GHz
m4
freq=
S(4,4)=0.873 / 61.892
impedance = 12.662 + j81.960
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Figure A.5: Simulation results comparing Assura extraction of matching inductor 
circuits to Agilent’s Momentum.  S(1,1) is the Momentum result for the input matching 
inductor circuit shown in figure A.3.  S(3,3) is the Spectre result from the Assura 
extraction for the input matching inductor circuit.  S(2,2) is the Momentum result for the 
output matching inductor circuit shown in figure A.4.  S(4,4) is the Spectre result from 
the Assura extraction for the output matching inductor circuit. 
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 APPENDIX B 
BONDWIRE 
 Designing the bondwires was done using the Agilent’s ADS2005A tool.  There 
are several features within this tool to do the design.  The first feature is the component 
‘BONDWn’ located in both the schematic and layout windows.  This model developed 
by Philips and TU Delft allows the user to specify the number of bondwires to model 
from 1 to 50 in the form ‘BONDWn,’ where n is the number of bondwires.  This model 
can break down the bondwire up into five straight segments to form the bondwire shape.  
This shape is defined by either ‘BONDW_Shape’ or ‘BONDW_Usershape,’ which 
allows the user to define the shape, or curvature, of the wire.  Figure B.1 shows an 
example of the parameters that are defined by the ‘BONDW_Shape.’  It assumes a 
ground plane and the tilt angle decides if to use three line segments or five.   
‘BONDW_Usershape’ provides more flexibility for the designer as shown in Figure B.2.  
It always consists of five line segments and no ground plane is assumed.  A number of 
different shapes can be defined depending on the design requirements.  The BONDWn 
together with the shape models determines self and mutual inductance between the 
bondwires.  It does not consider coupling capacitance between them, but it does 
determine capacitance between the wires and the ground plane.  More information on 
these models such as what math models that they are based can be found in the Agilent’s 
ADS user help guide. 
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Figure B.1: ‘BONDW_Shape’ parameters to be used by ‘BONDWn” 
 
 
Figure B.2:  ‘BONDW_Usershape’ parameters to be used by ‘BONDWn” 
 
This design required only one shape; ‘BONDW_Shape’ for each of the ground-
signal-ground (GSG) wires since they all were going to be shaped identically.  Figure B. 
3 shows the Ground-Signal-Ground wirebond model used to characterize the wirebond 
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 inductance.  The shape is defined as a 25mil diameter wire that starts and end at the same 
height of 200um above the ground plane.  This will occur if the board material has 5mils 
of dielectric thickness between the transmission line and its ground.  The die back 
grounded to a thickness of 200um will set in a cutout of the board so the die surface is at 
the same level of the transmission line.  A four wire model, ‘BONDW4,’ was used to 
simulate the wire connection between the die GSG pads and the board, where bondwire 
#1 and #4 connect the two ground pads and bondwire #2 and #3 form two parallel wires 
connecting to the signal pads.  This is done by setting the parameter “SepY” to equal 
125um.  Each of the four wires is then separated in this direction by 125um with wire #1 
being ground at Y=0.  To get wire #3 on the same pad as #2, which is centered at Y= 
125um, ‘W3_Yoffset” is set to equal -105um to bring it to Y = (250 -105) = 145um.  
Wire #2 has ‘W2_Yoffest’ to equal -20um so it sits at Y= (125-20) = 105um.  They now 
sit on the same signal pad that is 100um wide.  The ground wire #4 has its ‘W4_offset’ 
equal to -125um so it sits at Y = 250um.  Note that they all point to “Shape1” and their 
conductivity is set to that of gold. 
BONDW_Shape
Shape1
FlipX=1
StopH=200 um
Stretch=100 um
Tilt=50 um
MaxH=300 um
StartH=200 um
Gap=360 um
Rw=12.5 um
BONDW4
WIRESET2
W4_Angle=0
W4_Zoffset=0 um
W4_Yoffset=-125 um
W4_Xoffset=0 um
W4_Shape="Shape1"
W3_Angle=0
W3_Zoffset=0 um
W3_Yoffset=-105 um
W3_Xoffset=0 um
W3_Shape="Shape1"
W2_Angle=0
W2_Zoffset=0 um
W2_Yoffset=-20 um
W2_Xoffset=0 um
W2_Shape="Shape1"
W1_Angle=0
W1_Zoffset=0 um
W1_Yoffset=0 um
W1_Xoffset=0 um
W1_Shape="Shape1"
Zoffset=0 um
SepY=125 um
SepX=0 um
Layer="cond"
View=side
Cond=1.3e7 S
Radw=12.5 um
1
2
3
4
Term
Term2
Z=50 Ohm
Num=2
Term
Term1
Z=50 Ohm
Num=1
 
Figure B.3:  Ground-Signal-Ground Wirebond Schematic Model. 
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  An s-parameter simulation was done for this setup from 18GHz to 20GHz.  
Plotting the Smith chart, shown in Figure B.4, indicates that this wirebond setup has an 
inductance of 152pH.   
freq (18.00GHz to 20.00GHz)
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G-S-G 25um Diameter Au Bond Wire
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freq=
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19.00GHz
 
Figure B.4: Smith Chart showing results from the Bondwire model in Figure B. 3. 
 
  
 Ribbon wire is another option that was considered for connecting the die to the 
board.  There are no schematic models to emulate ribbon wire so the Agilent’s ADS tool 
Momentum was used to simulate it.  Figure B.5 shows a layout of GSG ribbon wire.  The 
substrate was defined as air 200um thick between the ribbons and a ground plane 
underneath them.  Ports P1 and P2 are the signal ports, ports P3 and P4 are the ground 
reference for port P1, and ports P5 and P6 are ground reference for P2.   
 The Smith chart in figure B.6 shows that a gold ribbon wire that is 80um wide and 
20um thick will provide 156pH inductance if the length is 550um. 
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Figure B.5: 125um pitch GSG layout of 550um long, 80um wide and 20um thick gold 
ribbon wire. 
 
freq (19.00GHz to 19.00GHz)
 
m1
S11
m1
freq=
ribbon_wire_mom..S(1,1)=0.181 / 70.960
impedance = Z0 * (1.058 + j0.373)
19.00GHz
 
Figure B.6: Smith chart results for the GSG ribbon wire shown in Figure B.5. 
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 APPENDIX C 
LNA1 SIMULATION PLOTS 
 The following plots are for layout LNA1 that were not shown in the main text.  
The plots start with the most important of these plots which compare the symmetry 
between input 1 and input 2.  Only the RLCK extractions were done for comparison plots 
since it was taken to be accurate.  Simulations not having the wirebond matching are 
included so comparisons can be made to the measured results.   
 Some plots compare the simulated results for the schematic and all four layout 
extracted models.  The “schematic” curve is the result from changing the matching 
component values in the schematic to the values required to match in the layout.  This 
was necessary when running the layout versus schematic (LVS) function in the Cadence 
IC tool. 
 
rc 
schem 
rlck 
peec 
ladder 
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 Figure C.1: LNA1 gain for Input 1 for all models with the wirebonds modeled. 
 
 
rlck 
ladder 
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rc 
peec 
Figure C.2: LNA1 gain for Input#1 for all models without the wirebonds modeled. 
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Figure C.3: LNA1 noise figure for Input#1 for all models with the wirebonds modeled. 
123 
  
ladder 
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Figure C.4: LNA1 noise figure for Input#1 for all models without the wirebonds 
modeled. 
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Figure C.5: LNA1, Input#1 reflection coefficient magnitude response with wirebonds. 
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Figure C.6: LNA1, Output reflection coefficient response with wirebonds. 
 
 
Figure C.7: LNA1, Gain (isolation) simulation from Output to Input#1 (on). 
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Figure C.8: LNA1, Gain (isolation) simulation from Input#1 (on) to Input#2 (off). 
 
Figure C.9: LNA1, Gain (isolation) simulation from Input#2 (off) to Input#1 (on). 
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Figure C.10: LNA1, Gain (isolation) simulation from Input#1 (off) to Output. 
 
 
Figure C.11: LNA1, Gain (isolation) from Output to Input#1 (off). 
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Figure C.12: LNA1 gain comparison between Input 1 and Input 2 with the wirebond 
modeled. 
 
Figure C.13:  LNA1 gain comparison between Input 1 and Input 2 without the wirebond 
modeled. 
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Figure C.14: LNA1 noise figure comparison between Input 1 and Input 2 with the 
wirebond modeled. 
 
 
Figure C.15: LNA1 noise figure comparison between Input 1 and Input 2 without the 
wirebond modeled.  
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Figure C.16: LNA1 input match comparison between Input 1 and Input 2 with the 
wirebond modeled. 
 
 
Figure C.17: LNA1 input match comparison between Input 1 and Input 2 without the 
wirebond modeled. 
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Figure C.18: LNA1 output match comparison between Input 1 and Input 2 with the 
wirebond modeled. 
 
 
Figure C.19: LNA1 output match comparison between Input 1 and Input 2 without the 
wirebond modeled. 
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Figure C.20: LNA1 output to input gain (isolation) comparison between Input 1 and 
Input 2 with the wirebond modeled. 
 
 
Figure C.21: LNA1 output to input gain (isolation) comparison between Input 1 and 
Input 2 without the wirebond modeled. 
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Figure C.22: LNA1 input match comparison between Input 1 and Input 2 when they are 
off with the wirebond modeled. 
 
Figure C.23: LNA1 input match comparison between Input 1 and Input 2 when off 
without the wirebond modeled. 
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Figure C.24: LNA1 input to output gain (isolation) comparison between Input 1 and 
Input 2 when off with the wirebond modeled. 
 
 
 
Figure C.25: LNA1 input to output gain (isolation) comparison between Input 1 and 
Input 2 when off without the wirebond modeled. 
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Figure C.26: LNA1 output to input gain (isolation) comparison between Input 1 and 
Input 2 when off with the wirebond modeled. 
 
 
Figure C.27: LNA1output to input gain (isolation) comparison between Input 1 and 
Input 2 when off without the wirebond modeled. 
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 The following plots are with respect to Input 1 of LNA1 that are not shown in the main 
text. 
 
 
Figure C.28: LNA1 input match for Input 1 without the wirebond modeled. 
 
 
 
Figure C.29: LNA1 output match when Input 1 is on without the wirebond modeled. 
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Figure C.30: LNA1 gain (isolation) from output to Input 1when on without the wirebond 
modeled. 
 
 
Figure C.31: LNA1 gain (isolation) from Input 1, when on to Input 2, when off without 
the wirebond modeled. 
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Figure C.32: LNA1 gain (isolation) from Input 2, when off to Input 1, when on without 
the wirebond modeled. 
  
 
Figure C.33: LNA1 gain (isolation) from Input 1, when off, to Output without the 
wirebond modeled. 
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Figure C.34: LNA1 gain (isolation) from Output to Input 1, when off, without the 
wirebond modeled. 
 
 
Figure C.35: LNA1 1dB input compression point for Input 1 without the wirebond 
modeled. 
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Figure C.36: LNA1 1dB input compression point for Input 2 with the wirebond 
modeled. 
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 APPENDIX D 
LNA2 SIMULATION PLOTS 
The following plots are for layout LNA2 that were not shown in the main text.  
The plots start with the most important of these plots which compare the symmetry 
between input 1 and input 2.  Only the RLCK extractions were done for comparison plots 
since it was taken to be accurate.   
 
Figure D.1: LNA2 input reflection comparing Input#1 and Input2 when they are off. 
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Figure D.2: LNA2 gain (isolation) between the ‘off’ input to the ‘on’ input. 
 
Figure D.3: LNA2 gain (isolation) between the ‘on’ input to the ‘off’ input. 
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Figure D.4: LNA2 input 1dB compression point for Input1. 
 
Figure D.5: LNA2 input 1dB compression point for Input2. 
143 
 APPENDIX E 
TEST SETUP 
The test setup for this project consisted of the following equipment: 
1. Agilent 8720ES combined with Agilent N4418A: 4-port 50MHz to 20GHz S-
parameter Network Analyzer. 
2. Agilent N8975A with source 346C: Noise Figure Meter 10MHz to 26.5GHz 
3. Agilent E4419B: 10MHz to 18GHz Power Meter 
4. Rhode & Swartz Spectrum Analyzer: 10kHz to 26GHz. 
5. Techtronix 4-port Oscilloscope: DC to 3GHz 
6. Kiethly power supplies 
7. Fluke Multi Meter 
8. Three Gore 3.5mm two feet long cables. 
9. Cascade Infinity probes I50-A-GSG-125: DC to >50GHz 
10. Different DC probe configurations 
11. Cascade manual prober station with temper controlled chuck capable of -50˚C to 
200˚C. 
The 4-port network analyzer allowed measuring the 3-port LNAs simultaneously.  It 
was calibrated down to the probe tips using the Cascade supplied ceramic substrate 
calibration structures.  This setup was used to characterize the s-parameters during 
temperature analysis and switching. 
The 1dB compression test was done by setting the network analyzer to 19GHz and 
adjusting the power to the LNA.  The output power was measured by the network 
analyzer.  The power was increased from -40dBM until a 1dB decrease gain was noted.  
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 The power going to the LNA was know by measuring the probe power with the power 
meter, which was calibrated with its self calibration.  The cable going to the power meter 
was also calibrated. 
Noise figure measurements were measured using the noise figure meter in 
conjunction with the noise source.  The noise source and meter where calibrated together.  
The source was connected to the LNA through the cable and probe.  The LNA output was 
connected to the noise figure meter.  The noise figure meter allowed insertion loss to and 
from the DUT to be entered to account for cable loss.  Phase information could not be 
accounted for with this system. 
The Keithly power supplies have built in voltage and current meters, but the Fluke 
multi meters were used to test the voltages at the probes as verification. 
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 APPENDIX F 
MULTIBAND USE 
The possibility of using this design for multiband cellular use is presented here.   
The following plots are simulations from the schematic of this design.  Input1 is 
optimally tuned for 860MHz to 930MHz while Input2 is tuned for 1.7GHz to 1.9GHz.  
The output is broadband matched across the bands. 
 
 
 
Figure F.1: Gain (top) and noise figure (bottom) plots for Input1 tuned for 900MHz 
band. 
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Figure F.2: Top plot is input return loss (S11) and output return loss (S22).  Bottom plot 
is the gain from the output to the active input ‘Input1’ tuned for 900MHz band. 
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 Figure F.3: Gain from active input to inactive input (S12), and gain from inactive input 
to active input (S21).  Active input is tuned for 900MHz and inactive input is tuned for 
1.8GHz. 
 
 
Figure F.4: Gain (top) and noise figure (bottom) plots for Input2 tuned for 1.8GHz band. 
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Figure F.5: Top plot is input return loss (S11) and output return loss (S22).  Bottom plot 
is the gain from the output to the active input ‘Input2’ tuned for 1.8GHz band. 
 
 
 
 
Figure F.6: Gain from active input to inactive input (S12), and gain from inactive input 
to active input (S21).  Active input is tuned for 1.8GHz and inactive input is tuned for 
900MHz. 
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